Global Sources
EE Times-India
Stay in touch with EE Times India
 
 
Embedded  

Actel FPGAs cut power drain to target mobile market

Posted: 30 Aug 2006  Print Version  Bookmark and Share

Keywords:Actel  ProASIC3  FPGA  cell phone  Igloo 

Actel Corp. has introduced a family of devices that it claims is the industry's lowest-power FPGAs in the market. The flash-based Igloo family consumes four times less static power than its nearest competitor and delivers more than five times the battery life of leading PLDs in portable applications, said Actel.

The Igloo devices offer an alternative to ASICs and complex PLDs for designers who need to add features and complexity without draining more energy from a battery, added the company.

Citing a forecast by market researcher iSuppli Corp., Actel said as much as Rs.14,001 crore of the estimated Rs.93,340 crore ASIC market could shift to low-power FPGA solutions.

"For low-power portable applications, we have built a game-changing solution combining the inherent low-power benefits of our leading flash process, reprogrammable ProASIC3 FPGA architecture and flexible power optimisation techniques, including the unique Flash Freeze mode," said Dennis Kish, Actel's senior vice president of sales and marketing, in a statement. "As a result, the new Actel Igloo family is aggressively positioned against low-power ASICs and CPLDs, the traditional solutions for smart phones and portable media players."

The Actel Igloo family features up to 3 million system gates and builds upon the characteristics of Actel's ProASIC3 flash FPGAs, such as live-at-power-up and secure AES-based in-system programmability. Members of the Igloo family offer up to 616 user I/Os, six phase-locked loops, 504Kbits of RAM and 350MHz performance in both commercial and industrial grades.

Immediate prototyping of the Actel Igloo family is available using the company's flash-based ProASIC3 family. Pricing starting at less than Rs.70.01 ($1.50) in volume shipments, with the first parts scheduled to be available late in the fourth quarter. The Libero integrated design environment for the low-power family is planned for release next month.

- Dylan McGrath
  EE Times




Comment on "Actel FPGAs cut power drain to targe..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top