( File format: PDF, 553 KB )
CD40194B TYPES (Rev. B)
Texas Instruments
Description
CD40194B is a universal shift register featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the RESET\ input resets all stages and forces all outputs low. The CD40194B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
Features
Medium-speed: fCL = 12 MHz (typ.) @ VDD = 10 V Fully static operation Synchronous parallel or serial operation Asynchronous master reset Standardized, symmetrical output characteristics 5-V, 10-V, and 15-V parametric ratings Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices" Applications Arithmetic unit bus registers Serial/parallel conversions General-purpose register for bus-organized systems General-purpose registers NOT RECOMMENDED FOR NEW DESIGNS
Related Datasheets
| Part Number | Description | Category |
| • CD40105B | CMOS FIFO Register | EDA - IC Design |
As the hyperlinked contents/websites are those of third parties, we cannot vouch for their accuracy or legitimacy.
Hot Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
