LVDS Quad CMOS Differential Line Receiver
National Semiconductor
Description
TheDS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology. TheDS90C032B accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports OPEN Failsafe and terminated (100) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions. The DS90C032Bprovides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when VCC is not present. The DS90C032Band companion line driver (DS90C031B) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.
Features
>155.5 Mbps (77.7 MHz) switching rates
Accepts small swing (350 mV) differential signal levels
High Impedance LVDS inputs with power down
Ultra low power dissipation
600 ps maximum differential skew (5V, 25°C)
6.0 ns maximum propagation delay
Industrial operating temperature range
Available in surface mount packaging (SOIC)
Pin compatible with DS26C32A, MB570 (PECL) and 41LF (PECL)
Supports OPEN and terminated input failsafe
Conforms to ANSI/TIA/EIA-644 LVDS standard
As the hyperlinked contents/websites are those of third parties, we cannot vouch for their accuracy or legitimacy.
Hot Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...












