- Article
(26) -
Forum
(0) -
Blog
(0)
total search26 articles
sort by relevance
sort by date
| 2012-05-08 | Employ DTC for CRC code calculation Learn about serial data transfer to the CRC calculator by using block transfer by the data transfer controller. |
| 2011-08-19 | Data block transfer with DMA controller Data block transfer with DMA controller |
| 2011-03-24 | Asynchronous SCI transmission using DMAC Here's an example of asynchronous serial communication using the serial communication interface and DMA controller of a Renesas MCU. |
| 2011-03-23 | Asynchronous SCI transmission/reception using DMAC Here's an example of asynchronous serial communication using the serial communication interface and DMA controller of a Renesas MCU. |
| 2011-03-22 | Asynchronous SCI reception using DMAC Here's an example of asynchronous serial communication using the serial communication interfaceand DMA controller of a Renesas MCU. |
| 2011-03-04 | DesignWare IP supports PCIe 3.0 specs Synopsys Inc. reveals DesignWare IP that supports PCI Express 3.0 specification. In addition, the DesignWare digital controllers have been enhanced to boost PCIe interface performance. |
| 2011-02-16 | Ethernet transmit and receive settings Here's a sample program that makes settings for transmitting and receiving Ethernet/IEEE802.3 frames using the Ethernet controller and Ethernet DMA controller. |
| 2010-04-30 | Using the STM8L15x DMA controller Using the STM8L15x DMA controller |
| 2010-03-10 | Enhance MCU performance with DMA-based system controller Enhance MCU performance with DMA-based system controller |
| 2009-11-30 | Simultaneous DMA and PIO access in the ISP1161A1, ISP1181x and ISP1362 peripheral controller Simultaneous DMA and PIO access in the ISP1161A1, ISP1181x and ISP1362 peripheral controller |
| 2009-03-25 | ECAN operation with DMA ECAN operation with DMA |
| 2009-02-09 | Prevent arbitration deadlock during instruction fetch in DSP Learn how to avoid deadlock and core starvation using code tuning and external memory timing. |
| 2009-02-04 | Use external DMA controller with processors Use external DMA controller with processors |
| 2007-05-03 | Reference system: MCH OPB DDR SDRAM with OPB Central DMA Reference system: MCH OPB DDR SDRAM with OPB Central DMA |
| 2007-05-03 | Reference system: MCH OPB SDRAM with OPB central DMA Reference system: MCH OPB SDRAM with OPB central DMA |
| 2006-12-19 | ARM9-based MCU offers higher internal data bandwidth Atmel Corp. has announced the latest member of Atmel's SAM9 family, the AT91SAM9263 embedding a 200 MIPS ARM926EJ-S-based microcontroller (MCU). |
| 2006-10-04 | Vast models roll out for ARM PrimeCell, AXI bus Vast Systems Technology has announced the availability of Vast models of the ARM PrimeCell PL080 DMA Controller, PL011 UART, PL190 Vector Interrupt Controller, PL131 Smart Card Interface and the AMBA AXI bus. |
| 2006-02-21 | Peripheral DMA boosts networked MCU security Peripheral DMA boosts networked MCU security |
| 2000-11-27 | Serial communication controller (SCC): SDLC mode of operation Serial communication controller (SCC): SDLC mode of operation |
| 2001-03-26 | PCI-DP: Programming bus master DMA transfers PCI-DP: Programming bus master DMA transfers |
| 2001-10-09 | M16C/62: Automatic serial I/O transfer using DMA M16C/62: Automatic serial I/O transfer using DMA |
| 2004-06-16 | TMS320C64x EDMA performance data The enhanced DMA controller of the TMS320C64x device is a highly efficient data Transfer engine, capable of maintaining transfers at up to 2.4GBps at a 600MHz CPU clock frequency. This app note details measured bandwidth achieved under various operating conditions. |
| 2004-06-16 | TMS320C621x/TMS320C671x EDMA architecture The enhanced DMA (EDMA) controller of the TMS320C621x/TMS320C671x device is a highly efficient data transfer engine. To maximize bandwidth, minimize transfer interference, and fully utilize the resources of the EDMA, it is crucial to understand the architecture of the engine. |
| 2004-06-16 | TMS320C671x/TMS320C621x EDMA performance data The enhanced DMA (EDMA) controller of the TMS320C621x/TMS320C671x devices is a highly efficient data transfer engine, capable of maintaining transfers at up to 1,800MBps at a 225MHz CPU clock frequency. This app note details actual bandwidth achieved under various operating conditions. |
| 2004-12-01 | TMS320C621x/TMS320C671x EDMA architecture This app note introduces TMS320C621x/TMS320C671x DMA (EDMA) controller. |
| 2005-05-02 | USB solutions for the embedded world A well-planned USB implementation simplifies integration efforts for USB into end-products |
--- total search 26 articles, total 1 pages, The 1 Page ---
1
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
