- Article
(82) -
Forum
(0) -
Blog
(0)
total search82 articles
sort by relevance
sort by date
| 2006-05-16 | Altium releases designer viewer edition Altium Ltd has announced the latest release of the Altium Designer Viewer Edition, which lets users view, print, cross probe and explore design projects and documents created in the Altium Designer EDA tool. |
| 2006-04-21 | EDA tool addresses process variability early in design EDA tool addresses process variability early in design |
| 2006-01-27 | Pulsic, D'Gipro announce distribution agreement Pulsic Ltd, an analogue EDA tool company, has appointed D'Gipro as its Indian distributor. |
| 2006-01-25 | AWR upgrades communications system simulator Applied Wave Research Inc. has announced the 2006 version of its Visual System Simulator software suite, touted as a complete toolset for the design of end-to-end communications systems. |
| 2005-08-10 | TI mulls new initiatives in India Texas Instruments is planning a string of further initiatives in India according to its chairman Tom Engibous, speaking in Bangalore during celebrations to mark 20 years of R&D and sales in the country. |
| 2005-08-15 | Marvell's Sutardja to VCs: Wake up Sehat Sutardja, chairman, president and CEO of Marvell Technology Group Ltd had a message for venture capitalists during his keynote address Thursday (Aug. 11) - time to wake up. |
| 2005-08-16 | Tool gets a handle on voltage changes Tool gets a handle on voltage changes |
| 2005-08-17 | Thermal analysis startup taps marketing VP Seeking to build a marketing organization behind an EDA startup with a full-chip thermal analysis tool, former Cadence executive Kevin Moynihan has joined Gradient Design Automation as vice president of marketing. |
| 2005-09-01 | Leaky chips test designers' skills To achieve longer battery life in portable products, the entire IC design chain must chip in and tackle leakage. |
| 2005-09-16 | Madhavan stresses need for automation The term "EDA" is coming to stand for "electronic design assistance, "according to Magma Design Automation Inc.'s Rajeev Madhavan, who warned that design tool vendors must provide more automation in order to extract greater value from customers. |
| 2005-09-23 | Platform partners integrate design-for-manufacturing IBM, Chartered Semiconductor Mfg and Samsung Electronics Co. Ltd have entered into an initial set of solutions for their cross-fab, common design-for-manufacturability (DFM) initiative. The multi-faceted effort, which includes participation by electronic design automation (EDA) and DFM tool suppliers, is expected to offer a series of rules, models and utility kits that provide new levels of predictability and control to achieve working silicon faster and yield ramp more efficiently. |
| 2005-11-15 | Freescale, Cadence make 'single vendor flow' tool deal Freescale, Cadence make 'single vendor flow' tool deal |
| 2001-05-01 | The need for an EDA API The need for an EDA API |
| 2001-05-16 | Sequence Design offers tool for timing closure Sequence Design offers tool for timing closure |
| 2001-05-25 | ASIC design methodology: PowerCalc tool supplement ASIC design methodology: PowerCalc tool supplement |
| 2001-07-16 | The finer points of autorouting A little time spent setting up your autorouter correctly can yield a tool that "thinks" like you do. |
| 2001-10-01 | Reducing power, area in cell-based designs This technical design article describes Prolific Inc.'s automated library generating tool that reduces power consumption and area for cell-based designs in the deep-submicron range. |
| 2003-03-03 | Embedded Systems Development Trends: Asia This research study highlights the various tools, devices, applications, and technology trends Asian embedded system developers are currently designing. |
| 2004-05-17 | ALF language lets designers control libraries Without ALF, EDA tools could not overcome the deficiencies by proprietary, tool-specific and fragmentary library extensions. |
| 2004-08-16 | Timing closure: Hybrid optimization to the rescue Hybrid optimization combines ASIC cell-based design flow with transistor-level optimization to achieve improvement in timing closure. |
| 2005-02-24 | Embedded Systems Development Trends: Asia Over 900 embedded system designers participate in this annual survey to share their development experience with hardware, development tools and RTOS. |
| 2005-03-01 | Physical synthesis in structured ASICs How does a physical synthesis tool help ease front- and back-end design flow issues? Read on. |
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
