Global Sources
EE Times-India
EE Times-India > Advanced Search > FPGA design verification

FPGA design verification Search results

 
 
total search24 articles sort by relevance sort by date
2012-04-25 Mentor's verification platform aids SoC design
Mentor's verification platform aids SoC design
2011-11-09 Using GreenPAK to design, program custom chip in minutes
Using GreenPAK to design, program custom chip in minutes
2011-09-16 DSP design flow aims for medical imaging
DSP design flow aims for medical imaging
2011-06-08 Simulator supports Xilinx FPGA hardware verification
Simulator supports Xilinx FPGA hardware verification
2011-03-07 Synopsys, Xilinx unveil SoC design manual
Synopsys, Xilinx unveil SoC design manual
2011-01-14 Verification advancements ease ASIC, FPGA design
Verification advancements ease ASIC, FPGA design
2010-09-24 FPGA design solution aims at safety-critical apps
FPGA design solution aims at safety-critical apps
2010-06-16 Synopsys bags high-level synthesis tech
In a move that strengthens its position in system-level design and verification and enhances the company's FPGA-based prototyping solutions, Synospys, Inc. has acquired assets of Synfora, Inc., a provider of C/C++ high-level synthesis tools.
2010-05-18 Verification platform suits system design processes
Verification platform suits system design processes
2008-06-16 Implement an FPGA ASIC prototype
Implement an FPGA ASIC prototype
2008-01-17 Lattice intros FPGA-based interface ref design
Lattice intros FPGA-based interface ref design
2008-01-16 Emulation wins over FPGA prototyping
Emulation wins over FPGA prototyping
2007-12-10 Software devt tool enables parallel processors design
Software devt tool enables parallel processors design
2007-11-01 Rising software complexity dictates FPGA-based prototyping
Rising software complexity dictates FPGA-based prototyping
2007-09-24 Firms address 65nm FPGA design verification
Firms address 65nm FPGA design verification
2007-01-18 Libero IDE integrates Mentor's Precision Synthesis
In an agreement with Mentor Graphics Corp., Actel Corp. will provide the set of Precision Synthesis, Actel-edition, as part of its new Libero IDE 7.3 Web download product bundle. Precision Synthesis is part of Mentor Graphics FPGA flow that supports design creation, verification and PCB integration.
2006-04-19 Aldec's SFM increases network-based design verification
Aldec's SFM increases network-based design verification
2006-02-16 Speed-up FPGA design process with early defect discovery
Speed-up FPGA design process with early defect discovery
2003-12-01 Incremental design poses programmable advantage
Incremental design poses programmable advantage
2002-01-01 Developing a video emulation environment
This technical article describes the relevance of employing verification and emulation to video communications design and the IC capable of providing standards-based motion video encoding and decoding for real-time video conferencing apps.
2002-01-16 Importance of signal analysis for board designers
This technical article discusses some of the test tools engineers need to understand that are necessary for signal integrity analysis in board design.
2002-07-01 Universal controller ties fate to emulation
SoC design service providers are tapping the flexibility of emulation techniques to enhance chip verification and test.
2004-11-16 Solving problems early on using co-verification
Solving problems early on using co-verification
2005-03-16 Lower costs through design tool performance
Lower costs through design tool performance
Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut