What does IC design verification mean?
| IC design verification refers to the process of determining whether or not the design of a product, of a given development phase, satisfies the conditions imposed from the start. |
total search481 articles
sort by relevance
sort by date
| 2012-05-23 | ONFi IP, VIP solutions target NAND Flash storage Posedge teams with PerfectVIPs to provide Open NAND Flash Interface (ONFi) IP solution and ONFi verification solutions targeted at storage and memory ASIC development. |
| 2012-05-21 | Cadence in-circuit acceleration aids system dev't Cadence's in-circuit acceleration offers a single heterogeneous environment for system-level verification, resulting in up-to-10x increased efficiency in system development. |
| 2012-04-25 | Mentor's verification platform aids SoC design Mentor's verification platform aids SoC design |
| 2012-04-20 | Renesas taps Synopsys' litho verification sol'n Renesas taps Synopsys' litho verification sol'n |
| 2012-03-28 | Verification sol'n supports Rhino architecture Verification sol'n supports Rhino architecture |
| 2012-03-27 | Synopsys offers Verification IP for NVMe Synopsys offers Verification IP for NVMe |
| 2012-02-02 | Tool eases verification of MEMS devices Tool eases verification of MEMS devices |
| 2012-01-25 | Fujitsu opts for Mentor's Calibre platform Mentor Graphics reports that Fujitsu has adopted the latest Calibre physical verification and design for manufacturing (DFM) capabilities in its analogue and digital design flows. |
| 2012-01-25 | How formal MDV can take out IP integration uncertainty Find out how the formal metric-driven verification methodology and technologies can eliminate integration uncertainty through the automatic generation of Accellera-defined coverage metrics. |
| 2012-01-05 | EnSilica opens design centre in Bangalore The company is looking to hire 30 skilled verification specialists for the new design centre. |
| 2011-12-14 | Globalfoundries certifies Synopsys IC validator Synopsys' IC Validator physical verification product has been certified by Globalfoundries for 28-, 40- and 65nm physical signoff. |
| 2011-12-02 | AltaSens opts Berkeley's software for HD sensors AltaSens adopts Berkeley's AFS platform to design its HD CMOS image sensors. |
| 2011-12-05 | Building threat simulator for multi-port radar and warfare systems Here's a look at the process of developing a test platform to evaluate the performance of a four-port unit under test. The results provide significant benefits from technical and operational perspectives. |
| 2011-12-01 | LTE test device offers decoding of eMBMS Aeroflex launches TM500 Single-UE LTE Test Mobile that supports eMBMS and claims to enable verification of the functionality and performance of eMBMS. |
| 2011-11-23 | Verifying automatically generated flight code Know how to measure code efficiency and perform code verification activities using MATLAB and Simulink product family Release 2011b, featuring the Embedded Coder for flight code generation. |
| 2011-11-09 | Using GreenPAK to design, program custom chip in minutes GreenPAK 1 is like a super-small mixed-signal FPGA that you can design and program in just a few minutes and that costs only a few cents. |
| 2011-11-08 | Characterisation tests for RF devices Here's an overview of the different characterisation tests that are performed during the device verification process. |
| 2011-11-03 | Address mixed-signal design issues with assertion-based verification Address mixed-signal design issues with assertion-based verification |
| 2011-10-19 | LG Electronics adopts Synopsys' CustomSim LG Electronics adopts Synopsys' CustomSim FastSPICE for mixed-signal SoC verification to accelerate verification of its analogue IP and SoCs by an average of 10x over previous solutions. |
| 2011-10-18 | Renesas, Imperas team on auto software testing Imperas and Renesas Electronics team on the verification of the Open Virtual Platforms (OVP) Fast Processor Models of the Renesas V850 cores. |
| 2011-10-21 | Perform ROM verification using Checksum Perform ROM verification using Checksum |
| 2011-10-20 | Perform ROM verification using CRC-CCITT Perform ROM verification using CRC-CCITT |
| 2011-10-05 | Sonics, Lantiq team up for the digital home Sonics and Lantiq forms alliance for the development of next-generation networks and end-to-end SoCs for the digital home. |
| 2011-10-05 | Integrated sol'n supports model-based design Symtavision launches SymTA/S 3.0 and TraceAnalyser 3.0, which create seamless integrated solutions that support model- and trace-based timing analysis. |
| 2011-09-30 | IP speeds up adoption of latest mobile standards Cadence accelerates adoption of emerging mobile standards with expanded verification IP portfolio. |
| 2011-09-16 | DSP design flow aims for medical imaging Altera presents model-based floating-point DSP design flow that integrates the algorithm modelling and simulation, RTL generation, synthesis, place and route, and design verification stages. |
| 2011-09-07 | Indian universities gain foundry access Indian universities can now have foundry access for silicon verification as part of the latest collaboration between Cadence and imec. |
| 2011-09-06 | Simulink supports code review feature MathWorks presents R2011b of its MATLAB and Simulink product families that updates 82 other products, including Poly space embedded software verification products. |
| 2011-09-06 | Synopsys buys nSys, gains VIP Synopsys acquires verification IP provider, nSys to address the growing verification challenges designers face as they create more and more complex SoCs to serve the demand for 'smart' electronics. |
| 2011-09-01 | Speed up processor verification with testbench infrastructure reuse Speed up processor verification with testbench infrastructure reuse |
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
