Virtex-4 Search results

total search29 articles sort by relevance sort by date

2010-11-25	Ref design for OPB USB 2.0 Device Here's demo on how to use the On-Chip Peripheral Bus (OPB) USB 2.0 device in a MicroBlaze based reference system.
2006-04-19	Building reliable FPGA memory interface controllers This how-to article discusses various memory interface controller design challenges and the use of MIG to build a complete memory interface solution for your own application on a Virtex-4 FPGA.
2008-02-21	Tensilica processors support Avnet's Virtex-4 dev kit Tensilica processors support Avnet's Virtex-4 dev kit
2007-12-17	Xilinx-enabled RASC accelerates bioinformatics app Silicon graphics? SGI RASC-enabled SGI Altix system featuring Xilinx Virtex-4 FPGA claims to accelerate the Blast-n bioinformatics app by more than 900 times compared to a traditional cluster.
2007-05-03	Efficient 8X oversampling asynchronous serial data recovery using IDELAY This document describes IDELAY, the high-precision programmable delay elements associated with every input pin of Xilinx Virtex-4 and Virtex-5 devices. IDELAY can be used for the implementation of an oversampler that uses very few FPGA logic resources and just a single DCM and two global clock resources to do 8X oversampling. This solution provides better jitter tolerance than techniques that use multiple DCMs.
2007-04-25	GateRocket rolls device-native verification for FPGAs Start-up GateRocket is offering a device-native FPGA verification tool that includes hardware and software.
2007-04-27	PowerPC processor with floating point unit for Virtex-4 FX devices PowerPC processor with floating point unit for Virtex-4 FX devices
2007-04-27	DDR SDRAM controller using Virtex-4 FPGAs DDR SDRAM controller using Virtex-4 FPGAs
2007-04-27	Synthesisable CIO DDR RLDRAM II controller for Virtex-4 FPGAs Synthesisable CIO DDR RLDRAM II controller for Virtex-4 FPGAs
2007-04-27	Xilinx video over IP solutions for Virtex-4 devices Xilinx video over IP solutions for Virtex-4 devices
2007-01-25	Xilinx announces dev platform for medical, video apps Xilinx has announced immediate availability of its lead-free, RoHS compliant ML410 development platform.
2007-01-02	Board eases DSP algorithm development Lyrtech Signal Processing has announced the SignalMaster Quad Virtex-4, an enhanced version of its SignalMaster Quad Virtex-II. Like its predecessor, the SignalMaster Quad Virtex-4 is designed to aid development and testing of DSP algorithms.
2007-01-02	Board eases development, testing of DSP algorithms Lyrtech Signal Processing has announced the SignalMaster Quad Virtex-4, an enhanced version of its SignalMaster Quad Virtex-II. Like its predecessor, the SignalMaster Quad Virtex-4 is designed to aid development and testing of DSP algorithms.
2006-09-21	Jitter attenuator features 250MHz output Integrated Device Technology has announced the introduction of a jitter attenuator (ICS874003AG-02) optimised for the Xilinx Virtex-4 family of FPGAs.
2006-06-16	Xilinx, Ateme announce FPGA-based MPEG-4 encoder Xilinx Inc. and Ateme have announced an FPGA-based H.264/AVC real-time standard definition at Main Profile video encoder.
2006-04-21	Xilinx announces interfaces for TI DSPs Xilinx Inc. has announced two interfaces for TI DSPs for use with Virtex-4 and Virtex-II Pro FPGAs provides up to 10Gbps serial links to TI's TMS320C6455 DSPs.
2006-03-10	Xilinx, Altera reaffirm financial guidance Rival programmable logic vendors Xilinx and Altera have reaffirmed previous financial guidance for the current quarter.
2006-02-20	Xilinx upgrades PlanAhead software Xilinx Inc. has announced the latest version of its PlanAhead software, which along with its ISE software, promises to deliver a two speed-grade performance advantage for Xilinx Virtex-4 and Spartan-3 FPGAs over competing offerings.
2006-02-09	Xilinx announces PlanAhead V8.1 Xilinx Inc. has announced version 8.1 of its PlanAhead software, a hierarchical design and analysis solution for Virtex-4 and Spartan-3 FPGAs.
2006-02-07	Xilinx announces DDR2 ref design Xilinx Inc's DDR2-SDRAM interface uses the Virtex-4 ChipSync technology, a run-time calibration circuit that improves design margins and overall system reliability while reducing design cycles.
2006-01-31	ProDesign ASIC prototyping system uses Virtex-4 tech ProDesign ASIC prototyping system uses Virtex-4 tech
2005-09-14	Development kit packs PowerPC, MicroBlaze processors Developers creating embedded processor-based systems can wield the PowerPC and MicroBlaze Development Kit, Virtex-4 FX12 Edition from Xilinx Inc.
2005-10-03	Tools figure into designers' platform picks With latest-generation DSPs well accounted for, chip vendors are turning their attention to beefing up software development tools.
2005-11-02	Xilinx unveils free RPR MAC reference design for Virtex-4 FPGAs Xilinx unveils free RPR MAC reference design for Virtex-4 FPGAs
2005-11-03	Xilinx FPGAs enable advanced telematics platforms Xilinx Inc. includes Spartan-3e family and Virtex-4 platform FPGA devices in the its XA product family of PLDs.
2004-12-10	Single error correction and double error detection This app note describes the implementation of an error correction control (ECC) module in a Virtex-II, Virtex-II Pro, or Virtex-4 device.
2004-12-10	Memory interfaces data capture using direct clocking technique This app note describes the direct-clocking data capture technique for memory interfaces in a Virtex-4 device.
2004-12-10	DDR-2 controller using Virtex-4 devices DDR-2 controller using Virtex-4 devices
2004-12-10	DDR SDRAM controller using Virtex-4 FPGA devices DDR SDRAM controller using Virtex-4 FPGA devices

--- total search 29 articles, total 1 pages, The 1 Page ---

eMedia Asia	EE Times - Asia\|\|\|\|IIC-China
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN