Home | Login | Register Now   [Mar 10,2010]
Global Sources
EE Times-India
Search results: co-design Home / Advanced Search / search result
Use EE Times-India online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
total search 16 articles
2009-05-20 Team-up enables MEMS/IC co-design, co-verification
  Coventor worked with Cadence to preset its MEMS+ 3-D CAD offering to dovetail with Cadence's Virtuoso.
2008-05-22 Power integrity solution tout full integration
  Apache Design Solutions claims the first fully integrated chip-package-system co-design and co-analysis solution for power integrity
2007-08-14 Boost productivity with ESL techniques
  The increased complexity that comes with 90nm and smaller geometries have led to a myriad of severe challenges, including HW/SW co-design, power management and verification. An ESL methodology offers a viable solution to these challenges
2007-07-03 SoftMEM's tools add MEMS to EDA software
  SoftMEM's toolsets, when integrated with existing EDA tool sets, enables EEs to co-design electronics-with-MEMS chips without having to have the deep MEMS knowledge of a guru
2007-02-04 Use PDS analysis to improve design performance characteristics
  Power delivery system (PDS) analysis plays an important role in the co-design of chip-package and package-board elements in communications, networking and consumer systems
2007-01-10 Chip-package co-design in a large flipchip application
  Understand chip and package design factors and interplay in complex ICs, including number of signals, power/ground connections, dissipation, and signal integrity.
2006-10-31 FPGA, DSP platform targets image processors
  Sundance Multiprocessor Technology has launched an FPGA and DSP co-design platform for developing image processing equipment, the SMT339
2006-10-19 Optimal announces chip support to SiP analysis suite
  Optimal Corp. is announcing chip/package/PCB co-design support in the form of enhancements to its Optimal SiP Analysis Suite for system-in-package (SiP) design
2006-01-25 Agilent libraries allow RF, DSP co-design
  The team at Agilent Technologies has decided to try to make things a bit easier by creating two libraries for its ADS EDA software: one for mobile WiMAX and another for 802.11n.
2005-08-31 Pixelworks, AMD team on set-top box platform
  System-on-chip supplier Pixelworks Inc. has collaborated with AMD Inc. to co-design the Sailfish II platform, a reference design based on the Pixelworks PWBSP-16 broadband signal processor IC and the AMD Alchemy Au1550 processor that enables set-top boxes to integrate broadband video, voice and data access into a single device
2005-08-05 Hardware, software design on collision course, panel finds
  Hardware and software design are on a collision course, and time-to-market pressures and other factors are forcing the electronics industry to search for the "holy grail" of concurrent hardware-software co-design, concluded a panel of executives from across the EDA spectrum at the RBC Capital Markets' North American Technology Conference here Wednesday (Aug. 3
2005-04-03 Breathe life into hardware and software co-design
  From theory to practice, this article comes from one who's done it all. Hardware/software co-design is the goal of every (well, most) embedded systems designers. To have the hardware and the software both spring forth from the same designer's pen is enough to make any manager glad
2004-09-01 Signal integrity issues rise with 500Mbps rates
  SoC designs with data transfer rates beyond 500Mbps fall in a gap between traditional design methods and the proposed chip-package-virtual board co-design method
2004-05-17 Co-design methodology for system interconnect
  This article outlines a co-design methodology supported by a unique platform that enables design and analysis of the electronic system interconnect from IC to IC, across packages, connectors, backplanes and PCBs
2001-05-01 Cadence, Agere tool would foster IC co-design
  This article describes the Cadence and Agere team-up to develop a tool with chip I/O planning capabilities.


Search within these results 
*
Match ALL words (AND) Match ANY word (OR) Exact search
Occurrences:
  • in title
  • anywhere in the page
  • Search by Author
  • Search by Company
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut