total search15 articles
sort by relevance
sort by date
| 2011-07-29 | IC design platform automates routing tech IC design platform automates routing tech |
| 2011-01-21 | TDKs support BCDMOS chip design at 0.35/0.18µm TDKs support BCDMOS chip design at 0.35/0.18µm |
| 2010-07-07 | Leveraging standards-based tool interoperability This article details how one digital IC design team at a large fabless semiconductor company in the consumer product market is leveraging standards-based tool interoperability to maintain the benefits of hand layout for large, performance-sensitive 40nm designs. |
| 2010-03-08 | iPDK open standard released IC foundries and IDMs can use this standard to build a single iPDK that works with multiple OpenAccess-based custom design tools to cut development costs and support for vendor-specific PDKs. |
| 2010-01-11 | Dev't platform simplifies e-book design Dev't platform simplifies e-book design |
| 2008-07-30 | National picks Synopsys as key EDA partner The expanded relationship provides National access to Synopsys' analogue/mixed-signal and custom IC design tools. |
| 2006-09-06 | Analogue/mixed-signal IC design evolves to meet new challenges Analogue/mixed-signal IC design evolves to meet new challenges |
| 2007-09-13 | Cadence announces design tech for faster IC production Cadence announces design tech for faster IC production |
| 2007-09-03 | Structured ASICs- an attractive option for custom IC design Structured ASICs- an attractive option for custom IC design |
| 2006-12-06 | Cadence CEO discusses emerging trends in semicon design Cadence CEO discusses emerging trends in semicon design |
| 2006-11-14 | EDA panellists call for standardised PDKs Standardisation of foundry process design kits (PDKs) will provide major benefits for analogue and custom IC designers, according to panellists at last week's Synopsys EDA Interoperability Developer's Forum. |
| 2006-02-17 | IC tool reduces design obstacles IC tool reduces design obstacles |
| 2005-09-22 | No scapegoats found for failed chip designs Asked who shoulders the blame when nanometer IC designs don't work, panelists at the Custom Integrated Circuits Conference (CICC) here Tuesday evening (Sept. 20) agreed that designers, foundries, and EDA vendors all share the responsibility for ensuring success at advanced process geometries. |
| 2001-11-16 | Custom FPGA-based emulators accelerate IC design Custom FPGA-based emulators accelerate IC design |
| 2002-02-16 | Mastering full-custom layout design Mastering full-custom layout design |
--- total search 15 articles, total 1 pages, The 1 Page ---
1
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
