Global Sources
EE Times-India
News
Products
Tech Articles
App Notes
 Forum  Blogs  White Papers  Webinars  eeUniversity
EE Times-India > Advanced Search > efficient floor plans

efficient floor plans Search results

 
 
total search1 articles sort by relevance sort by date
2007-11-01 45nm designs face I/O planning, placement challenges
With the move to the 45nm process node, more chip designs are going to be pad-limited, and die sizes will be directly affected by how I/Os are placed and sequenced efficiently..
Most Popular Articles
  • Nokia brings on two Windows phones
  • Sony takes over handset biz from Ericsson JV
  • ARM-based tablets continue to reign
  • Intel's struggles outside the PC domain
  • ARM scales to 64bit architecture
  • Imec, partners aim for organic PV tech
  • e-cars look to gain perfect sound experience
  • Researchers study graphene photodetectors
  • Wearable energy storage devices power garments
  • Smartphone app packed car infotainment booms
    • Search EE Times India
    Max's Cool Beans

    Clive Maxfield Strange modes of transport and other "stuff"

    Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

     

    Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut