- Article
(7) -
Forum
(0) -
Blog
(0)
total search7 articles
sort by relevance
sort by date
| 2010-05-11 | Tool enables full-chip assertion synthesis EDA start-up NextOp rolls out initial product, dubbed BugScope, a full-chip assertion synthesis product that automatically generate functional coverage properties from testbench and RTL. |
| 2009-04-30 | IC verification: Coverage vs. qualification IC verification: Coverage vs. qualification |
| 2008-06-19 | JTAG breaks barrier between structural and functional testing JTAG breaks barrier between structural and functional testing |
| 2007-03-23 | Planning the verification process with SystemVerilog The best way for the verification team to match the automatic tests with their corresponding design features is via functional coverage metrics. |
| 2007-02-23 | C++ verification class library rolls Jeda Technologies is introducing NSCv, a C++ verification class library for SystemC. The offering supplements the open-source SystemC Verification Library (SCV) with functional data coverage, dynamic threading and memory management capabilities. |
| 2005-12-22 | Wrestling with functional verification Wrestling with functional verification |
| 2005-01-03 | Reduce test times in next-gen cellular systems Functional testing can increase test coverage without increasing overall test times. Find out how. |
--- total search 7 articles, total 1 pages, The 1 Page ---
1
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
