total search2 articles
sort by relevance
sort by date
| 2007-03-23 | Planning the verification process with SystemVerilog The best way for the verification team to match the automatic tests with their corresponding design features is via functional coverage metrics. |
| 2001-03-28 | An introduction to active-HDL Sim This application note provides a brief discussion to the Active-HDL Sim functional simulator. The discussion includes installing/uninstalling the simulator, creating an 1164/VHDL simulation model, the simulation process, and applying stimulus. |
--- total search 2 articles, total 1 pages, The 1 Page ---
1
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...











