Global Sources
EE Times-India
News
Products
Tech Articles
App Notes
 Forum  Blogs  White Papers  Webinars  eeUniversity
EE Times-India > Advanced Search > impedance mismatches

impedance mismatches Search results

 
 
total search1 articles sort by relevance sort by date
2009-11-26 How to deal with high-speed board layout challenges
The challenge in SDI board layout is in devising a layout strategy to minimise impedance mismatches from the many external components on the 75Ω port. Use of 75Ωmicrostrips with trace widths comparable to the landing pads of the passive components will minimise impedance discontinuities.
Most Popular Articles
  • Nokia brings on two Windows phones
  • Sony takes over handset biz from Ericsson JV
  • ARM-based tablets continue to reign
  • Intel's struggles outside the PC domain
  • ARM scales to 64bit architecture
  • Imec, partners aim for organic PV tech
  • e-cars look to gain perfect sound experience
  • Researchers study graphene photodetectors
  • Wearable energy storage devices power garments
  • Smartphone app packed car infotainment booms
    • Search EE Times India
    Max's Cool Beans

    Clive Maxfield Strange modes of transport and other "stuff"

    Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

     

    Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut