total search2 articles
sort by relevance
sort by date
| 2007-01-10 | Top 10 methods for ASIC power minimization (2) This is the second part of a two part article focusing on power minimization in deep submicron ASICs. It focuses on five effective implementation level low power techniques. |
| 2007-05-25 | Tool addresses memory characterisation at 45nm Legend Design Technology's upgraded CharFlo-Memory toolset addresses power gating, data retention, pin power, multiple voltage supplies, layout extraction and circuit simulation. |
--- total search 2 articles, total 1 pages, The 1 Page ---
1
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...











