| Comment: The path of EDA
|
2008-11-11 |
| I believe that Design Automation is a much more natural and easier expansion path. |
|
| Sparring continues at semi IP industry
|
2008-09-30 |
| For some time, the semiconductor IP industry has been the virtual and ongoing punching bag in the IC business. |
|
| Toshiba employs GoldenGate for RFIC design
|
2008-09-30 |
| Agilent announced that Toshiba selected Agilent's GoldenGate EDA software for its RFIC design and evaluation. |
|
| Synopsys tools qualify on Windows HPC Server
|
2008-09-26 |
| Synopsys announced that it qualified its Saber and System Studio products on the Windows HPC Server 2008. |
|
| Synopsys offers unified mixed-signal solution for custom design
|
2008-09-24 |
| Synopsis announces its entry into mixed-signal implementation with the Galaxy Custom Designer. |
|
| Synopsys, Ovonyx work on TCAD models for PCM
|
2008-09-15 |
| Synopsys and Ovonyx will work together on device simulation models for phase change memory |
|
| EEs enable super-collider
|
2008-09-11 |
| The Large Hadron Collider will attempt to form its first particle beam on Wednesday, enabled by EEs |
|
| MIT, UCLA adopt Magma's software
|
2008-08-29 |
| Titan Analog Migration is focused on analogue/mixed-signal design optimisation and porting. |
|
| Memory designs to rely on FBCs
|
2008-08-21 |
| FBC technology enables three to four times the bits compared with traditional embedded memory in cache designs. |
|
| HyperTransport group upgrades HTX spec
|
2008-08-20 |
| The HyperTransport Consortium is giving a boost both to its chip-to-chip interconnect as well as a board-to-board version. |
|
| The future of multi-threading
|
2008-08-01 |
| The question still remains unanswered. Is multi-threading the best way to exploit multi-core systems effectively? |
|
| TSMC rolls out new DFM scheme
|
2008-08-01 |
| Feeling the heat at the 32nm node, TSMC has put the pedal to the metal and rolled out a new DFM scheme. |
|
| Quantum3D aids Ford in virtual engineering, safety
|
2008-07-30 |
| Quantum3D has upgraded Ford's VIRTTEX driving simulator with the latest computing and simulation technologies |
|
| Is Cadence's efforts to buy Mentor driven by greed?
|
2008-07-25 |
| Greed needs to be justified, explained, rationalised, or it does not make a good story. |
|
| Sematech: 450mm is making steady progress
|
2008-07-14 |
| Sematech continues to move ahead with its 450mm programmes but can it meet its goals in building 450mm fabs by 2012? |
|
| Reduced time to market: Key to winning innovation
|
2008-07-07 |
| KritiKal Solution's Jatin Sharma discusses the need for adopting new approaches like virtual product development and hardware-software parallel development to advance in today's innovation-hungry market. |
|
| Commentary: The tough trade-offs of simplicity
|
2008-06-24 |
| A study concluded that a significant percentage of product returns is caused by users' inability to get it connected. |
|
| Engineers demo new verification planning process
|
2008-06-18 |
| Two engineers recently demonstrated a formal verification planning process at a conference in India. |
|
| Great expectations for Galileo users
|
2008-06-18 |
| A wealth of R&D is under way to ensure Galileo terminals will be working in 2012 or 2013. |
|
| Automotive MCUs get flexible
|
2008-06-17 |
| A flexible microcontroller is cost-effective and may be specified exactly to customer requirements. |
|
| IPL alliance creates buzz on analogue design
|
2008-06-17 |
| The IPL alliance seem to threaten Cadence's analogue EDA tool suite as it pushes for a standard PDK. |
|
| EDA still software challenged, says analyst.
|
2008-06-16 |
| Founder and chief analyst for Gary Smith EDA said at DAC that software development is still the biggest challenge in SoC design. |
|
| Implement an FPGA ASIC prototype
|
2008-06-16 |
| ASIC designers think they can best meet their requirements by prototyping the functional equivalents of their designs as FPGAs. |
|
| Can compute-farms solve the problem on parallel programming?
|
2008-06-13 |
| Compute-farms raises a question on the probability on making progress on the general parallel programming problem. |
|
| TSMC aims to unify 32nm design flow
|
2008-06-12 |
| TSMC faces the 32nm challenge with a new design-for-manufacturing scheme. |
|
| Ecole, IBM work on brain simulation
|
2008-05-30 |
| Ecole and IBM Corp. are cooperating to work on brain simulation |
|
| Agilent to show innovations in DAC
|
2008-05-29 |
| Agilent will participate in the Design Automation Conference to showcase its latest signal integrity design and RFIC verification innovations. |
|
| Industry uses simulation for gained efficiency, increased production
|
2008-05-28 |
| Third-generation process simulation software helps in improving efficiency and increasing production, while meeting regulation and oversight |
|
| Synopsys and TSMC boost 40nm process
|
2008-05-19 |
| Synopsys has released TSMC's Modelling Interface Methodology for 40nm processes. |
|
| Indian students design power-saving DSP
|
2008-05-13 |
| Engineering students at India's PSG College of Technology propose a power-saving design. |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment