| A unifying open-source EDA database remains a dream
|
2011-04-01 |
| Unfortunately, a decade after its inception, the idea of a grand unifying open-source database providing interoperability without translation between all IC implementation tools has yet to be realised. |
|
| Synopsys leverages verification via cloud
|
2011-04-01 |
| Synopsys Inc. plans to leverage the power of cloud computing by offering verification services using thousands of computers to run simulations on customer designs |
|
| iWatt adopts Magma's mixed-signal design platform
|
2011-03-30 |
| iWatt adopts Magma's Titan mixed-signal design platform to automate routing tasks such as analogue cell layouts and chip-level assembly claiming improved analogue design and layout productivity. |
|
| Amlogic adopts Synposys verification tool
|
2011-03-22 |
| Amlogic adopts Synopsys' CustomSim solution for mixed-signal verification of multimedia SoCs reporting a fivefold improvement in verification throughput |
|
| Verification IP portal aids design community
|
2011-03-21 |
| ChipEstimate.com's microsite gives access to the most up-to-date information and appropriate verification IP for specific project needs to aid designers with SoC and chip designs |
|
| Mentor touts instantaneous signoff verification
|
2011-03-15 |
| Mentor Graphics Corp. unveils its Calibre physical verification platform offering instantaneous design rule checking (DRC) to allow signoff-quality verification in the design creation phase |
|
| Synopsys, Xilinx unveil SoC design manual
|
2011-03-07 |
| The practical guide to using FPGAs as a platform for SoC development includes design and verification expertise from several companies that have used FPGA-based prototyping to speed ASIC and SoC projects |
|
| Faraday taps Silicon Frontline for ADC verification
|
2011-03-02 |
| Faraday chooses Silicon Frontline's F3D verification tool to enable accurate post-layout 3D extraction of its ADCs |
|
| Broadcom taps Cadence system verification platform
|
2011-02-25 |
| Broadcom has chosen Cadence's Palladium XP verification computing platform to validate its complex system designs before committing them to silicon |
|
| MathWorks tools speed reverse wiper controller design
|
2011-02-24 |
| MathWorks reports on the use of model-based design tools MATLAB and Simulink by Mitsuba to design their reversing wiper controller in 81 per cent less time than expected. |
|
| Rohde & Schwarz T&M portfolio speeds up LTE rollout
|
2011-02-18 |
| Rohde & Schwarz presents a wide portfolio of T&M equipment at the Mobile World Congress in Barcelona to aid the rapid deployment of LTE-FDD and TD-LTE. |
|
| Toshiba enters NFC market with UIM card
|
2011-02-09 |
| Toshiba Corp. will start delivery of commercial User Identity Module (UIM) cards with NFC support to Japanese mobile network operator (MNO), KDDI Corp., this February. |
|
| Synopsys launches verification migration programme
|
2011-02-08 |
| Synopsys Inc. has introduced the verification FastForward migration programme and invited Cadence Incisive and Mentor Questa users to join it |
|
| Cloud computing still beyond EDA's reach
|
2011-02-07 |
| EDA companies have been eyeing the possibilities of cloud computing services while efforts have still not taken off. Hurdles include licensing models and network bandwidth for interactive EDA tools. |
|
| Keeping up with design schedules
|
2011-02-03 |
| Designers discuss methodologies that could speed up design schedules concluding that designs must satisfy different "good enough" requirements for different markets. |
|
| Xilinx buys high-level synthesis tool vendor
|
2011-02-02 |
| Xilinx enlarges its technology foundation and product portfolio with the acquisition of high-level synthesis tool vendor, AutoESL Design Technologies Inc. |
|
| Designing next-generation electronics
|
2011-01-25 |
| There are three megatrends for next-generation electronics design in India. However, the engineers also face some key challenges in terms of productivity, reliability and reusability, says MathWorks' Arun Mulpur. |
|
| EDA focus shifts to system level design
|
2011-01-24 |
| As more of the system design becomes virtual, more of the verification for system integration will be virtual as well. Hardware /software trade-offs will be an increasing focus of EDA, says Mentor Graphics' Walden Rhines |
|
| Moving towards society-focused innovation
|
2011-01-19 |
| The trend is towards 'society-focused' solutions that will benefit the community as a whole, says NXP's Neeraj Paliwal. Increased government spending will further boost this trend. |
|
| GlobalFoundries readies 28nm digital design flow
|
2011-01-18 |
| GlobalFoundries rolls out the 28nm silicon-validated signoff-ready digital design flows offering chip designer with the next generation of power-sensitive mobile and consumer electronic devices. |
|
| Fujitsu taps SpringSoft for automotive MCU solutions
|
2011-01-17 |
| Fujitsu's automotive business unit taps SpringSoft's Certitude Functional Qualification System to develop microcontroller solutions for a range of automotive electronics applications. |
|
| EDA revenue hits Rs.5,962.60 crore in Q3 10
|
2011-01-12 |
| The EDA Consortium Market Statistics Service reports that global revenue for EDA totalled Rs.5,962.60 crore ($1.3 billion) in Q3 10 which was up 11.9 per cent over Q3 09. |
|
| Free IEEE 1685 IP reuse standard gets high traffic
|
2010-12-23 |
| The IEEE 1685 standard programme sponsor, Accellera says its standard for IP reuse has been downloaded more than 1,200 times in the past six months since it first became available in June. |
|
| Microsemi chooses Sibridge's verification IP
|
2010-12-16 |
| Microsemi Corp. chooses Sibridge Technologies' verification IP (VIP) to reduce time to market for its FPGA and customisable SoC products |
|
| EU SmartCoDe project aims at local smart grids
|
2010-12-14 |
| The first SmartCoDe Expert Cooperation Workshop focused on bridging the gap between thinking globally and acting locally in developing affordable smart local energy grids. |
|
| SMIC adopts Cadence tools for 65nm design
|
2010-12-09 |
| SMIC and Cadence have collaborated to produce an integrated end-to-end Silicon Realisation flow for 65nm system-on-chip (SoC) designs. |
|
| GateRocket signs up Trident Techlabs as distributor
|
2010-12-03 |
| Trident Techlabs Pvt. Ltd has signed a distribution agreement for sales and service of GateRocket's RocketDrive and RocketVision FPGA verification solutions in India |
|
| Mentor ties with R&S on wireless SoC debug platform
|
2010-11-29 |
| Mentor Graphics Corp. and R&S partner to combine Mentor's Veloce hardware emulation technology with the latter's T&M equipment for hardware-accelerated verification of wireless communication SoCs |
|
| TSMC qualifies Synopsys' IC Validator
|
2010-11-24 |
| TSMC's qualification of Synopsys IC Validator offers the advantages of the in-design flow to the broad range of design teams utilising TSMC's 40nm and 65nm process technologies. |
|
| Octeon II taps Synopsys timing analysis solution
|
2010-11-18 |
| Cavium Networks Inc. revealed that its multi-core OCTEON II Internet Application Processor used Synopsys' NanoTime transistor-level static timing analysis solution to achieve full-chip STA signoff. |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment