Home | Login | Register Now   [Mar 20,2010]
Global Sources
EE Times-India
Search results: IP reuse EE Times-India Home / Search results
Use EE Times-India online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
Search within these results   Submit Query
EE Times India - total search 49 articles sort by date sort by relevance
Chip design cost to shoot up 2010-03-08
Mentor chairman and CEO Walden Rhines examines the rising cost of chip designing at the Semico Outlook Conference.  
Mephisto tools IMEC's green radios program 2010-02-25
In collaboration with Mephisto Design Automation (MDA), IMEC will use MDA's M-Design to develop mixed-signal reconfigurable radios for its green radios program.  
Canon India centre taps Mentor OVM platform 2010-01-13
Mentor Graphics offered extended support for the migration of the Canon India design centre to it's Questa advanced verification platform  
Recession forces focus on core competencies, costs 2010-01-12
Cadence president Lip-Bu Tan says the recent economic recession has focused semiconductor companies on core competencies and boosted collaborative efforts. EDA companies must deliver solutions to cut costs.  
Global conference series makes a pit stop at India 2009-11-17
EE Times-India caught up with Rahul Arya, marketing and technical sales director at Cadence Design Systems (I) Pvt. Ltd, to discuss India's domestic semiconductor industry and to find out what Indian engineers should expect at the CDNLive!.  
Xilinx, ARM enter development collaboration 2009-10-22
Xilinx Inc. and ARM are working together to enable ARM processor and interconnect technology on Xilinx FPGAs.  
Accellera merges with The Spirit Consortium 2009-06-16
The two EDA industry organisations aim to improve the development of language-based and IP standards  
Process migration moves in multiple directions 2009-06-12
Process migration is not only occurring, but it is occurring in all directions: down, up and sideway.  
Spirit announces release of SystemRDL 2009-05-21
Spirit Consortium has approved SystemRDL, a language for the design and delivery of registers to be used in IP blocks.  
LTE: Lacking Test Equipment? 2009-02-26
LTE is next big thing in mobile broadband, but design engineers working on it have their work cut out for them in testing devices and infrastructure.  
Analysis: Plug-and-play IP goal still elusive 2009-02-11
Users still complain of the lack of standards and effective quality metrics that they say would help greatly in confidently selecting IP  
Semi industry calls for R&D, India focus 2009-01-13
The 2009 international VLSI and embedded systems conferences in Delhi concluded with industry executives calling for greater R&D focus and more innovations targeted for the Indian market.  
Semi IP market remains bright 2008-12-18
The semiconductor IP market will exceed $2 billion this year and show about a 7.7-per cent y-on-y growth  
Challenges ahead for FPGA market 2008-12-15
The FPGA business faces four major challenges including the fact that the EDA tools are running out of gas.  
SoC devt in 45nm: Challenges, opportunities for Indian engineers 2008-11-10
Indian engineers need to develop holistic system-level approaches for tackling complex 45nm issues. Skills need to be broadened to include virtual prototyping, IP modelling and manufacturing-aware design, in addition to RTL2GDS  

Embedded Design India - total search 5 articles
Adaptive reuse: Plan, adopt, apply 2009-03-17
Achieve cache coherence in MIPS32 multi-core design 2008-12-01
OCP's role in multi-core designs 2008-11-19
Real system-level design challenge: Hardware-firmware integration 2001-06-16
SuperHyway provides SoC backbone 2000-12-01
--- more results---
Power Design India - total search 1 articles
SuperHyway provides SoC backbone 2000-12-01
--- more results---

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut