| OneSpin touts standalone FPGA equivalence checker
|
2007-12-12 |
| EDA company OneSpin Solutions has announced what it claims as industry's first sequential stand-alone FPGA equivalence checker dedicated to—and priced for—the FPGA market. |
|
| Software devt tool enables parallel processors design
|
2007-12-10 |
| Ambric has released aDesigner, a software devt tool that enables easy creation, verification and real time execution of the objects that collectively form the complete design |
|
| Xilinx develops FPGA solution for channelised packet interfaces
|
2007-12-06 |
| Xilinx has announced complete solutions for channelised packet interfaces that accelerate the design cycle of wired networking systems that require OC-192, multiple OC-48 or 10Gbps Ethernet interfaces.. |
|
| NEC tips world's fastest SRAM-compatible MRAM
|
2007-12-04 |
| NEC has developed what it claims as the world's fastest MRAM that is SRAM-compatible and can operate at 250MHz. |
|
| S2 touts verification tool for embedded software devt
|
2007-12-03 |
| S2 Technologies has released Verification-as-Services solution that enables software devt teams to use their own processes while S2's underlying platform creates a shared framework that can be used across all stages of the release cycle |
|
| Agilent offers software solution for data acquisition units
|
2007-12-03 |
| Agilent has offered the BenchLink Data Logger Pro software that targets engineers, who are acquiring data for design verification and simple automated tests |
|
| Embedded image processing solutions for camera phones available
|
2007-11-29 |
| DxO Labs has announced the availability of three new embedded image processing solutions specifically designed for camera phone apps and available as silicon IP licensed to silicon vendors. |
|
| JEDA's verification library accelerates OCP system designs
|
2007-11-06 |
| JEDA Technologies has announced the availability of OCPchecker, a system-level verification library for Open Core Protocol (OCP) based system designs in SystemC |
|
| Startup launches automated device driver generator
|
2007-10-31 |
| Vayavya Labs is launching an automated device driver generator framework which will address the problems faced by device driver generation while reducing devt time and coding effort. |
|
| R&S touts all-in-one solution for WiMAX stations
|
2007-10-29 |
| Rhode & Schwarz has announced that the measurement speed of its new WiMAX tester is up to ten times higher than that of existing test solutions in the market. |
|
| Tektronix develops software apps for oscilloscopes
|
2007-10-26 |
| Tektronix has announced that its a new jitter and eye diagram analysis software app for DPO7000 and DPO/DSA70000 series oscilloscopes improves the accuracy, speed and efficiency of engineering test. |
|
| SMIC offers CPF-based Cadence low-power digital reference flow
|
2007-10-24 |
| SMIC and cadence have announced that SMIC is offering CPF-based 90nm Cadence low-power digital reference flow to enable customers to design 90nm low-power chips targeted for fabrication at SMIC. |
|
| Integrated devt suite for ColdFire MCU debuts
|
2007-10-11 |
| IAR Systems strengthens its portfolio by introducing a complete development suite for Freescale ColdFire MCU architecture. |
|
| Synplicity's new HAPS deliver faster verification
|
2007-09-27 |
| Synplicity's new HAPS product family leverages the Xilinx Virtex-5 LX330 FPGA, and on-board memory to deliver faster ASIC verification |
|
| HDMI 1.3a switch suits DTVs, multimedia monitors
|
2007-09-24 |
| Rohm has unveiled a three-input 1.3a switch that features a built-in DDC buffer, an equalizer, a multiplexer, and a high-speed differential driver for reliable digital transmission and a multimedia monitor. |
|
| NI enhances its Vision Development module
|
2007-09-21 |
| NI has upgraded its Vision Development Module with features including an improved edge-detection algorithm and support for new 2-D codes. |
|
| RF Blockset 2 supports Agilent standards
|
2007-09-18 |
| The MathWorks has unveiled RF Blockset 2, which extends Simulink with a library of blocks to model the behaviour of RF components by supporting Agilent standards for large signal-scattering parameters in system-level verification models |
|
| Agilent unveils 3D electromagnetic simulator
|
2007-08-31 |
| Agilent planar 3D EM simulator, when integrated with the Genesys EDA platform enables designers to reduce design steps and speed the design and verification process for complex RF and microwave passive circuit designs |
|
| Cadence verification kit targets wireless and consumer SoC design
|
2007-08-29 |
| Cadence Functional Verification Kit for wireless and consumer SoC design extends from block-level verification to chip- and system- level advanced verification and includes automated methodologies for implementation and management |
|
| AMDS evaluates wireless-hearing aid compatibility
|
2007-08-23 |
| Agilent Technologies' new AMDS software helps to meet performance specifications and reduce design risks in handheld wireless devices. |
|
| Xilinx expands functionality of PinAhead tech
|
2007-08-17 |
| Xilinx has announced the immediate availability of version 9.2 of its PlanAhead hierarchical design and analysis design tool. |
|
| SoftJin offers IC layout comparison tool
|
2007-08-14 |
| SoftJin has developed a fast and versatile IC Layout and Mask Data Comparison tool that compares any two IC layout and/or mask databases |
|
| Wind River ships updated Lab Diagnostics solution
|
2007-08-02 |
| Wind River has releasedLab Diagnostics 2.1 that enables cross-functional development teams to collaborate on dynamic debugging, testing and quality assurance throughout the entire development cycle. |
|
| Fujitsu unveils biometric security tools
|
2007-07-27 |
| Fujitsu and 123ID has introduced new Software Developer Kits that incorporate an vector/minutia-based fingerprint authentication algorithm with fingerprint-image-capture into Windows-based apps. |
|
| GDA's PCI Express Gen 2 Controller IP available
|
2007-07-24 |
| GDA Technologies has announced the availability and shipment of the PCI Express Gen 2 Controller IP that features a flexible and configurable design targeted for end-point, root complex, switch and bridge implementation. |
|
| Mentor unveils verification tool for ARM processors
|
2007-07-09 |
| Mentor's iSolve family of vertical market solutions now includes support for ARM processors to enable the high-speed verification of wireless and multimedia applications and reduce time to market |
|
| Xilinx ISE 9.2i reduces memory requirements
|
2007-07-04 |
| Xilinx Inc. has unveiled latest ISE 9.2i design tools that feature advancements in place and route and clock algorithms, offering up to a 15 per cent performance advantage. |
|
| Agilent's toolkit analyses jitter in multi-Gbit comm
|
2007-07-03 |
| Agilent's Signal Integrity Verification Toolkit with its ADS EDA software platform identifies and analyses sources of performance-degrading jitter in multi-Gbit communication link designs |
|
| Tool simplifies antenna design
|
2007-06-29 |
| Agilent's AMDS is a 3D, dedicated design, modelling and verification tool that lowers design and quality risks by simulating the entire wireless appliance together with its environment |
|
| Simulink design suite fits safety-critical apps
|
2007-06-14 |
| The Mathworks Inc. has introduced the Simulink Design Verifier, which generates tests and proves properties for models from the company's Simulink simulation platform and Stateflow design and simulation tool. |
|