Home | Login | Register Now   [Mar 17,2010]
Global Sources
EE Times-India
Search results: PCIe EE Times-India Home / Search results
Use EE Times-India online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
Search within these results   Submit Query
EE Times India - total search 3 articles sort by date sort by relevance
PCIE series Final Inch designs in PCI Express applications generation 1-2.5Gbps 2007-04-27
Loss is the main factor responsible for system degradation. The use of smaller trace widths, laminates with higher loss tangent, and sub optimal routing solutions with higher pair-to-pair coupling and additional via stubs reduces overall performance as well as the maximum allowable trace length. PCI Express systems uses a single Samtec PCIE Series through hole connector in a board-to-edge card configuration. When used with Samtec's Final Inch outing, breakout, and trace width solutions, the total trace lengths of PCIE series is within the limit of 13.9 inches  
PCIE series Final Inch designs in PCI Express applications Generation 2-5Gbps 2007-04-27
This document provides some tips to stress a typical interconnect design by stimulating their SPICE model components and devices with stressed data patterns. Stressing the system with reduced driver amplitude as well as jitter and noise injection ensures interoperability between PCI Express transmitter and receiver devices,  
How to switch the DisplayPort hot-plug-detect signal with the MAX4928 2009-09-25
This application note explains that most DisplayPort switches have voltage level maxima that should not be exceeded and that a simple resistive divider cannot be used to meet logic levels for every application.  


 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut