I/O system and chip verification in PCI and PCI-X systems
|
2003-06-29 |
| This application note discusses the importance of I/O system and chip verification in PCI and PCI-X systems |
|
Getting Started with the TINIm400 (DS80C400) Verification Module
|
2003-09-19 |
| This application note guides users through the initial setup process for the TINIm400 Verification Module |
|
TINIm390 verification module chipset reference design
|
2003-12-20 |
| This application note provides a technical description of the TINIm390 verification module |
|
I/O system and chip verification in PCI and PCI-X systems
|
2003-06-29 |
| I/O system and chip verification in PCI and PCI-X systems |
|
Verification of prototype-board schematics
|
2005-02-01 |
| Learn how to achieve schematic verification by slightly modifying the DUT verification environment |
|
Digital pre-distortion, verification with SystemVue
|
2011-01-11 |
| Learn about the concept behind digital pre-distortion (DPD), and know how to use the Agilent W1716 SystemVue DPD builder for hardware verification |
|
| Perform ROM verification using Checksum
|
2011-10-21 |
| Here is a document that describes a method for diagnosing anomalies in the ROM. In this application note, the Flash Development Toolkit (hereinafter FDT) is used to calculate the SUM value. |
|
Implementing a DSP kernel for online dynamic handwritten signature verification using the TMS320 DSP family
|
2001-05-07 |
| This application note describes how to implement a DSP kernel solution for small to large safety- and security-related systems using Texas Instruments' TMS320 DSP family. |
|
Getting Started with the TINIm390 Verification Module
|
2002-12-11 |
| This application note describes the necessary steps to begin development with the Tiny InterNet Interfaces (TINI) Platform. |
|
| Perform ROM verification using CRC-CCITT
|
2011-10-20 |
| Here is a document that describes a method for diagnosing anomalies in the ROM. |
|
TestJet/VTEP hardware description, verification
|
2011-02-15 |
| Know the TestJet and VTEP hardware components and the required connections for assembly on test fixtures. |
|
| Characterisation tests for RF devices
|
2011-11-08 |
| Here's an overview of the different characterisation tests that are performed during the device verification process |
|
SystemVue to ADS simulation bridge
|
2011-01-05 |
| Here's a document that examines the link from SystemVue directly into a RF hardware design flow that allows mutual system-RF co-verification |
|
Designing IP sensors using TINI
|
2003-12-20 |
| This application note presents an IP sensor constructed with a TINIm390 verification module and a MAX1080 ADC |
|
M2C accelerator for model-based design
|
2008-11-28 |
| M2C accelerator converts floating-point Matlab to fixed-point C++ for MBD verification, eliminating a potential bottleneck |
|
Designing a networked on/off switch using TINI
|
2002-11-13 |
| This application note presents an IP on/off switch constructed with a TINInm390 verification module and a simple relay circuit |
|
Structured ASICs with fewer custom masks
|
2008-09-18 |
| Increasing ASIC mask costs require customers to do extensive and expensive verification |
|
Simulation debugging using triple speed Ethernet testbench
|
2009-12-18 |
| This application note shows how you can leverage the verification environment in the testbench provided in the Altera Triple Speed Ethernet MegaCore function to debug your system design |
|
Guidelines for supplying test vector simulations
|
2001-04-23 |
| This application note provides the necessary information to ensure that the vectors generated from the functional verification and testing of an ASIC will fit within AMI's standard test format |
|
Verifying functionality of 34980A switch modules
|
2009-02-03 |
| Learn how to use Y1131A for performing verification and diagnostic tests on these modules |
|
Designing a Virtual Modem using TINI.
|
2002-12-11 |
| This application note presents a software virtual modem implemented on a TINIm390 Verification Module |
|
General reliability
|
2001-09-21 |
| General reliability |
|
Path loss in RKE systems
|
2009-06-16 |
| Know how path loss is affected by radio signal's ground bounce, and learn about a simplified approximate equation for path loss. |
|
SEU strategies for FPGA
|
2010-12-08 |
| Know the strategies and representative calculations for handling single event upsets (SEUs), with an emphasis on reliability. |
|
Understanding chroma resampler
|
2010-12-02 |
| Read about the implementation of six circuits necessary to perform commonly used conversions between various chroma formats. |
|
| SuperHyway provides SoC backbone
|
2000-12-01 |
| Recent technology improvements have made it cost-effective to integrate components previously connected on a PCB onto a single piece of silicon. These so-called system-on-a-chip (SoC) devices generally comprise most of the blocks commonly found on a computer motherboard plus some application-specific intellectual property (IP). This means design issues that were formerly the province of systems designers are now within the realm of the chip architect. As a result, interconnection schemes common at the system and network level, such as packet switching, must now be considered at the SoC level. |
|
Microwave mass movement car security sensor
|
2001-08-20 |
| Microwave mass movement car security sensor |
|
Reference design for 10GbpE
|
2009-02-13 |
| The 10-Gbps Ethernet reference design provides an integrated Ethernet MAC, PCS, and PMA solution for Ethernet applications. |
|
Automated limit testing
|
2008-07-31 |
| Read about limit testing with Tektronix series oscilloscopes and NI LabVIEW SignalExpress TE for Windows. |
|
How to write efficient testbenches
|
2010-11-26 |
| Here are some guidelines for laying out and constructing efficient testbenches. This document also provides an algorithm to develop a self-checking testbench for any design. |
|