Multi-Vdd methodology reduces power at 65nm
|
2008-10-23 |
| The power challenges at 65nm and smaller are significant. Here's what designers need to know about multi-Vdd to keep your design flow power-aware |
|
Ease production at 65nm with DFM
|
2011-02-01 |
| Know the DFM tools and technologies that could ensure high yield manufacturing of analogue/ RF SoCs. |
|
Taking GALS to 65nm designs
|
2004-11-16 |
| Emerging globally asynchronous, locally synchronous SoC design architectures offer a powerful way to solve interconnect issues in these superintegrated chips. |
|
| Implement low-power 65nm FPGA designs
|
2007-04-18 |
| This article explores the benefits of reduced power consumption. It also illustrates the many process and architectural innovations implemented in Virtex-5 devices. |
|
Analogue, mixed-signal connectivity IP at 65nm, below
|
2007-05-07 |
| Here are some considerations in designing high-performance analogue/mixed-signal circuits with standard deep subµm CMOS technologies. |
|
Developing macrocell libraries in CMOS
|
2005-09-16 |
| The Crolles2 Alliance brings resources together to develop macrocell libraries in 90nm and 65nm CMOS technologies |
|
| Conquer loss, create high-yielding designs
|
2007-03-23 |
| This article discusses the three most important yield-loss mechanisms in 65nm designs, and proposed methods for mitigating yield loss without severe impact on design schedules. Using tools that are both powerful and well-integrated, design and layout engineers can create high-yielding designs while meeting design specifications and demanding schedules |
|
Simulate RFIC designs with substrate parasitics
|
2008-09-29 |
| Prepare and correlate substrate parasitics for 65nm low-power RF CMOS applications |
|
Updating DFT strategies for nanometre designs
|
2007-06-16 |
| As the industry races toward 90nm and 65nm nodes, a "complete" solution with advanced test patterns and fault models is needed to improve defect detection |
|
Sub-100nm tech brings EDA opportunities
|
2009-01-02 |
| Know the challenges in sub-100nm design and the tools that could improve designer's productivity. |
|
Video encoding for H.264 surveillance
|
2009-03-05 |
| Know the architectural advantages of FPGAs for low-cost, yet high-performance video processing applications. |
|
| Use Multi-Vt to cut leakage power in embedded SoC
|
2011-08-16 |
| Here's a multi-threshold voltage flow technique that does not require embedded SoC architecture changes. |
|
| Why use SONOS memory for eflash
|
2011-10-13 |
| Read about the features of silicon-oxide-nitride-oxide-silicon memory technology that make it ideally suited for embedded Flash. |
|
Product tutorial: Reducing development time for infotainment apps
|
2009-11-27 |
| A new range of devices from Renesas offers a multi-core and multi-IP design for increased scalability, a key consideration during software development. |
|
Looking at embedded trends: Non-volatile memory (Part 1)
|
2010-01-06 |
| Here's a look at non-volatile memory, one of the three significant trends emerging in one of the most critical and competitive sockets in modern electronic systems. |
|
Target small delay defects with ATPG
|
2010-03-03 |
| Test engineers are facing new test challenges at lower geometries and the small delay defects are one of them which pose a serious concern for maintaining good DPM levels. |
|
| Lessons in time, cost savings from iPhone 3GS
|
2009-06-29 |
| A more integrated—and probably lower cost—iPhone caused one analyst to quip the 'S' in 3GS may stand for savings. |
|
Billion-transistor full-custom designs
|
2006-09-17 |
| Read about power integrity issues in today's advanced designs and the unique challenges of full-custom designs. |
|
| Managing multi-Vt, multi-voltage domain timing/temp inversion
|
2012-01-05 |
| As we move to 65 nm and below, it is important to choose the libraries corresponding to the lowest temperature PVT because of temperature inversion effects where the delay of the cell actually decreases with increase in temperature. |
|