Global Sources
EE Times-India
EE Times-India Home > Search results:

HSSP

 
Use EE Times-India online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
 
Search within these results   Submit Query
 
EE Times India - total search 20 articles sort by date sort by relevance
Complex ASSP Devices: Handle increased complexity 2006-09-18
This article presents techniques and considerations when using a complex ASSP device  
Your guide to choosing hardware IP 2006-02-03
Designing your own chip is hard enough without having to worry about your third-party IP supply. This guide helps ASIC and ASSP designers through the minefield of evaluating and selecting hardware IP for their important projects  
Towards a more efficient packet processing (Part 1) 2010-02-09
With the advent of the latest generation of multicore processors, it has become feasible to build complete packet processing applications using general purpose architecture processors, rather than dedicated ASIC and ASSP SoCs  
Logic suppliers seek ways to embed FPGAs 2001-03-01
Driven by the convergence of communications, computing and consumer applications, SoC design complexity increases the time required to bring competitive products to market, putting a premium on design speed and flexibility.  
Hardware/software integration: Reducing the gap 2011-03-28
Read about compressing the HW/SW integration gap when using FPGA prototypes.  
28nm FPGAs target next-gen communication apps 2011-03-23
Xilinx Inc.'s Kintex-7 K325T FPGAs are built with 28nm technology to meet the price and power performance needs of key communications applications.  
Power management provides design simplicity for handhelds 2004-07-01
POWER  
Drive towards scalable, flexible in-vehicle networking 2008-06-16
FPGAs and full IP solutions give automotive engineers options in optimising their electrical architectures.  
Implement PCIe on FPGA with interface wrapper 2009-04-14
Here are some approaches to help pinpoint the best implementation solution for an application.  
FPGA-based Ethernet switch cuts devt time 2008-04-18
Read about an FPGA-based switch that implements 1588 boundary/transparent clocks.  
Perform high-speed, low-cost prototyping of ASIC designs 2009-10-30
A "typical" ASIC design cycle is in the order of 9 to 18 months, while the window of opportunity for the introduction of a product using this device can be as little as two to four months.  
What to expect in 2012: Wider 100G deployment 2011-12-30
In 2012, the industry will see the first true announcements and shipments of line-side 100G optical modules and 100G framer ASSPs.  
Design for success with advanced ASSPs 2006-07-31
This article shows the importance of understanding design tasks when using advanced ASSPs.  
Hitting the 10Gbps backplane mark 2004-07-01
To reach the 10Gb backplane plateau, designers need Serdes that can accommodate dynamic environmental conditions.  
Integration drives embedded HW, SW development 2005-01-03
Effective integration of hardware and software flows leads to a reduction in late design errors while improving overall efficiency.  
FPGA co-processors optimize car infotainment, telematics 2004-11-01
As entertainment electronics becomes a primary source of differentiation among luxury vehicles, carmakers can rev up their designs with FPGA co-processing.  
Selecting ASICs or ASSPs for key net functions 2003-07-16
Network system design activity is accelerating with a renewed emphasis on product differentiation and cost-effectiveness. System design teams must evaluate technology options that usually lead them to choose between ASICs and ASSPs for most of the network packet processing functions they require.  
Selecting a CPU core for multi-CPU SoC designs 2003-03-03
This article examines the many features of processor cores being considered for multi-CPU designs.  
Embedding floating-point math 2006-10-02
Most 32bit embedded processors that offer floating-point arithmetic are expensive. Xilinx tackles the problem using a soft processor with FPU.  
Learn how FPGA pares costs in digital displays 2005-06-16
To maximize savings provided by a platform-based approach, system electronic components must be carefully selected  


Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut