Selecting a CPU core for multi-CPU SoC designs
|
2003-03-03 |
| This article examines the many features of processor cores being considered for multi-CPU designs |
|
| How to calculate CPU utilisation
|
2004-08-02 |
| Is your chip fast enough? Is it too fast? Systems engineers might be paying for more chip than they need, or they may be dangerously close to over-taxing their current processor. Take the guesswork out of measuring processor utilisation levels. |
|
| How to calculate CPU utilisation
|
2004-08-02 |
| Is your chip fast enough? Is it too fast? Systems engineers might be paying for more chip than they need, or they may be dangerously close to over-taxing their current processor. Take the guesswork out of measuring processor utilisation levels. |
|
| DSP/CPU core steers video/audio formats
|
2001-04-15 |
| Television will take on a completely new design direction thanks to very long instruction word (VLIW) technology. |
|
| Use processor redundancy for maximum reliability
|
2002-09-01 |
| Five-nines reliability can be reached if designers go beyond generic component backup to tackle the precise art of CPU handoff |
|
| Network Processing In Cost Sensitive Applications
|
2001-07-02 |
| This paper provides an abstract that explains the need for flexibility of CPU-based solutions due to the commoditization and consumerization of a new breed of network devices |
|
| Maximise system performance with slack scheduling
|
2009-10-05 |
| By giving software designers the capability to factor timing computations into slack scheduling and/or the high criticality fixed budget timeline, Deos also allows creative use of CPU time to maximise system performance without risk |
|
| GDCs improve automotive imaging systems
|
2008-06-01 |
| Graphics display controllers boost automotive displays by enabling advanced functions such as point-of-view navigation and realistic representations of analogue gauges without taxing the main CPU and requiring external cooling components |
|
| Use pipelining in multi-core LabView
|
2008-11-19 |
| Here's how to use pipelining to speed up inherently serial tasks when running LabView on a multi-core CPU |
|
| Curb security breach in embedded systems
|
2005-09-01 |
| Well-protected embedded systems must have security measures designed-in from the outset, starting with processor or CPU core specification |
|
| Co-verification speeded up for design
|
2001-06-16 |
| Innoveda's boosted V-CPU hardware/software co-verification system through a link with Axis Systems' simulation accelerator can increase the performance of hardware portions of the co-verification process |
|
| Optimisation techniques for high-performance DSPs
|
1999-03-01 |
| As applications grow, so does the stress on available CPU and memory resources. This article summarises some of the techniques used in practice to gain speed increases from high-performance DSPs |
|
| Multi-threaded design tackles SoC performance bottlenecks (1)
|
2006-12-22 |
| Multi-threading processor core tackles both the CPU efficiency and the bus latency bottlenecks in driver-assistance/vision/navigation system SoC design |
|
| Optimising embedded apps with DMA
|
2011-01-31 |
| Learn about Direct Memory Access (DMA), a peripheral that can do data transfer operations without including the CPU |
|
| Power Integrity and Energy Aware Floor Planning
|
2008-01-29 |
| Extreme performance and frequency are no longer dominant design goals for SoC's. Recent years have witnessed changes in microprocessors' architectures, with multi-GHz unicore CPU devices abandoned in favour of low-frequency multi-core variants, and frequency becoming a forgotten memory |
|
| The Goertzel Algorithm
|
2002-09-02 |
| The Goertzel algorithm can perform tone detection using much less CPU horsepower than the Fast Fourier Transform, but many engineers have never heard of it. This article attempts to change that |
|
| HD DVD player pushes the performance envelope
|
2007-04-01 |
| When Toshiba set out to develop a second generation of the HD-1A, it was with the intention of reducing cost of the system, not change the features. |
|
| Compare single-edge, dual-edge controller designs in CPUs
|
2008-10-10 |
| The days of using a single-phase switching regulator to address stringent requirements are long gone. |
|
| Handheld phone/PC offers full-size laptop features
|
2007-09-10 |
| Advantage X7500 a PocketPC phone is much smaller than a laptop, more like a conventional PDA. But it offers much of the same functionality of the laptop. |
|
| Of ARM Mali-T604 and the future IP trends
|
2011-07-12 |
| The ARM Mali graphics core has made a shift from years of evolution in the rendering hardware. It now points to the future of IP. |
|
| Understanding and using the I2C bus
|
1997-11-01 |
| This article describes the inter-IC control bus, a two-wire bus for providing a communication link between integrated circuits. |
|
| Software debug options on ASIC cores
|
1997-01-01 |
| Thinking about using ASIC technology to integrate your system's electronics onto a single chip? Not so fast. Now that electronics are reaching the level of integration that can be termed "systems on a chip," how will you debug your software? |
|
| Startup set to roll Bluetooth module-on-a-chip
|
2001-04-01 |
| A CMOS device said to pack nearly all the components needed to build a Bluetooth module has been launched by a year-old Silicon Valley startup. |
|
| Employing Open Embedded to create Linux distributions
|
2011-08-08 |
| Learn what the key elements of the Open Embedded Linux (OE) build environment are, and understand how to use them to build and customise Linux distributions. |
|
| Tech Tutorial: Programming high-performance DSPs
|
2006-11-27 |
| This article explains the features of high-performance DSPs, with a focus on VLIW pipelines and multi-level memory architectures. |
|
| Cut to the core of optimal MPLS router design
|
2003-04-16 |
| Cut to the core of optimal MPLS router design |
|
| Problems of PWM duty cycles and higher switching frequencies
|
2008-08-13 |
| This article examines the weaknesses of conventionally generated digital PWM (DPWM). |
|
| Developing a design methodology for embedded memories
|
2001-01-01 |
| Developing a design methodology for |
|
| Boost transient performance in multi-phase power supplies
|
2011-03-28 |
| Know how to get enhanced load-transient response from this common power-supply topology . |
|
| Knowing Android's strengths and weaknesses
|
2011-10-14 |
| Here's a look at the techniques for exploiting Android's strengths and managing its limitations, especially in hard real-time, mission-critical systems. |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment