Advanced simulation eases UWB RFIC design flow (1)
|
2005-12-21 |
| Designing an MB-OFDM UWB radio is easier for SoC designers when high-performance circuit simulation is combined with reliable electromagnetic extraction in a single RF design |
|
| LSI technology for designing LCD-TV-DVD components
|
2004-04-22 |
| This paper explains Toshiba's SoC strategy, and introduces Toshiba's latest LCD-TV and DVD player technology, as well as LCD-TV-DVD component stereo reference solution |
|
| Simulate embedded hardware acceleration
|
2007-04-18 |
| The HES system provides solutions for the different verification stages, including hardware acceleration simulation, SoC HW/SW acceleration co-verification and hardware prototype verification |
|
| Reducing IC design time with advanced emulation
|
2002-06-01 |
| Learn an innovative way to reduce IC design time by using an advanced processor with complete SoC capabilities |
|
| Silicon prototyping verifies IP functions
|
2001-06-01 |
| SoC designers are confronting several important tasks in optimizing next-generation products. New systematic approaches are needed to ensure that IP can be transferred from one process geometry to the next |
|
| To use or not use external DAC
|
2009-04-01 |
| Know why using an external audio converter IC over one integrated on SoC can help ensure high-quality audio performance |
|
| Researchers team up for Java-based IP query tool
|
2001-05-16 |
| A collaborative effort is producing a new Java-based tool that promises to allow users to easily query IP repositories and commercial databases via the Web. |
|
| Multi-core SoCs challenge interconnects
|
2008-11-03 |
| This paper asks: Can existing standards-based interconnect protocols handle the new demands of multi-core SoCs? |
|
| Optimise interconnect, memory subsystem
|
2009-06-01 |
| Know the requirements and the approach for performing architectural studies in an effective and efficient manner using ESL tools. |
|
| Implementing analogue video interfaces (Part 2)
|
2010-07-06 |
| In this second part, we focus on the receiver side of the interface—the video analogue front end (video AFE or V-AFE). |
|
| Implementing analogue video interfaces into complex SoCs (Part 2)
|
2010-06-18 |
| In this second part, we focus on the receiver side of the interface—the video analogue front end (video AFE or V-AFE). |
|
| Multi-language verification for multi-site projects, Part 2
|
2008-04-12 |
| Read about powerful verification solutions and other issues that may be encountered while designing a solution. |
|
| DSP intellectual property strengthens supply chain
|
2001-04-01 |
| The availability of high-performance programmable DSP intellectual property has the potential to upset the traditional balance of power in the high-volume, high-dollar OEM market. |
|
| Embedded ICs: Expanding the possibilities
|
2000-11-06 |
| As designs start to proliferate in the more complex 16-, 32-, and 64-bit realms, the days of selecting a mild-mannered, off-the-shelf processor may be numbered. That's because semiconductor vendors are unleashing a new crop of heavy-duty cores, beefed up instruction sets that add DSP support, and system-on-chip options. This article will explore what's driving these trends and look at a few of the latest offerings. |
|
| Achieving multi-core performance through multi-threading
|
2006-11-20 |
| This article covers the basics of multi-threading and virtual multi-processing using application specific instruction extensions. |
|
| Implementing analogue video interfaces (Part 1)
|
2010-07-02 |
| This two-part series discusses implementation of analogue video interfaces that can be embedded into complex SoCs. Part one focuses on the transmitter part of the analogue video interface, which is essentially a DAC with video performance. |
|
| Prototype, debug targets ARC-based SoCs
|
2001-05-01 |
| This article describes the Aptix and ARC Core team-up to configure a verification environment that enables developers to prototype full SoCs in near-real-time conditions. |
|
| Practical Power Network Synthesis For Power Gating Designs
|
2007-06-05 |
| This article describes a method for properly sizing sleep transistors in power network synthesis. It introduces the concept of a "fake via" to enable power network synthesis using existing EDA tools. |
|
| Implementing analogue video interfaces into complex SoCs (Part 1)
|
2010-06-11 |
| This two-part series discusses implementation of analogue video interfaces that can be embedded into complex SoCs. Part one focuses on the transmitter part of the analogue video interface, which is essentially a DAC with video performance. |
|
| Managing multi-Vt, multi-voltage domain timing/temp inversion
|
2012-01-05 |
| As we move to 65 nm and below, it is important to choose the libraries corresponding to the lowest temperature PVT because of temperature inversion effects where the delay of the cell actually decreases with increase in temperature. |
|
| Avoiding RTL coding mistakes
|
2011-10-26 |
| Here's a discussion on RTL coding styles that lead to increased design cycle time and unnecessary complexity during design closure. |
|
| How to achieve full multi-core design functionality
|
2011-09-13 |
| Know the elements designed to provide devices the capabilities for advanced communications infrastructure apps such as media servers & wireless base band. |
|
| Accelerating verification closure for complex SoCs, IPs
|
2008-10-24 |
| The complexity of today's SoCs creates the need for advanced verification methods that go beyond simulation-based approaches. |
|
| Implementing VoIP with software voice engines
|
2007-12-19 |
| Using a software voice engine instead of an external DSP can significantly reduce the bill of materials. |
|
| Ease cross-domain signal protection for mixed-signal SoCs
|
2009-12-11 |
| The complexity of SoCs is increasing, but designers can verify the existence of the protection schemes automatically by using a programmable and customizable solution. |
|
| Early power analysis with CPF
|
2008-10-31 |
| Learn how PowerTheater can utilise CPF most efficiently to help users develop power-efficient designs. |
|
| Real system-level design challenge: Hardware-firmware integration
|
2001-06-16 |
| For today's engineering co-design, the real system challenge is the hardware/firmware integration. |
|
| Testing complex systems on chip
|
2007-06-01 |
| Learn about the unique test challenges of SoCs, scan techniques, advanced fault models and test compression needed to keep pattern volume and test costs minimal. |
|
| Accelerate functional verification
|
2008-11-25 |
| Read about an approach which promises to simplify the adoption and proliferation of new verification technologies. |
|
| Deal with complexity of hardware design project management
|
2011-10-05 |
| Read about an approach to combat the problems of IP management, remote site performance, inconsistent deployment, IP reuse and designer collaboration. |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment
