How hardware can imitate software
|
2011-06-06 |
| Find out how to partially or fully reconfigure a field programmable gate arrays without having to reboot the OS. |
|
| Synthesis route starts with instructions
|
2001-05-01 |
| Synthesis route starts with instructions |
|
| Integrating core-based high-density FPGAs in your design
|
2011-08-09 |
| Here is an engineer's experience with designing a nontrivial multi-processor system, using three networked Xilinx Virtex-4FX-based controllers. |
|
| Radar fundamentals (Part 4)
|
2011-09-13 |
| Read about Space Time Adaptive Processing, a class of algorithms that provides capabilities beyond that of Doppler radar processing, but has extremely high processing requirements. |
|
Unite algorithm and hardware design flows
|
2008-08-05 |
| This article explains why past attempts to bridge the gap between DSP design and physical implementations fell short. It introduces a DSP synthesis approach that creates a truly integrated design flow. |
|
Dual regulator typology needed to power modern cellphones
|
2004-08-16 |
| POWER |
|
| Managing single event effects in FPGAs, ASICs and processors (Part 2)
|
2012-01-09 |
| This part tackles the ways to mitigate single event effects. |
|
| Employ combined prototyping solutions to solve hardware/software integration issues
|
2012-02-08 |
| Maximise the individual advantages of prototypes in combination with other prototyping techniques. |
|
SPI-S—a next-gen interface for serial physical interconnects
|
2006-12-18 |
| The System Packet Interface—Scaleable (SPI-S) is the next-generation interface developed by the OIF to take advantage of serialisation of physical interconnects. |
|
| Wireless Web appliances evolve anew
|
2001-04-01 |
| This article describes the common wireless technologies for embedded platforms, such as Cellular Digital Packet Data and General Packet Radio Service, for web appliances. |
|
| Radar fundamentals (Part 5)
|
2011-09-19 |
| Learn how to use FPGAs to achieve higher performance in Synthetic Aperture Radars. |
|
Selecting memory controllers for DSP systems
|
2008-08-18 |
| DSP system performance is often limited by I/O constraints. Here's how to make sure your memory system meets your latency requirements through virtual prototyping. |
|
Evaluating schematic capture solutions
|
2008-03-19 |
| Vikas Kohli, senior architect at Cadence, reviews challenges faced by PCB design engineers and examines the requirements placed on EDA tools. |
|
| Embedding HPC: Making super-computing happen
|
2011-12-15 |
| Here are a few recent advances in high performance computing for embedded systems. |
|
Perform fault monitoring, manage backplane power
|
2004-09-16 |
| Perform fault monitoring, manage backplane power |
|
| Speed enhancements for Model Tech upgrades
|
2001-04-15 |
| This article discusses the ModelSim simulation upgrade, which promises faster performance, better memory use, new interactive debug features and improved testbench and regression test support. |
|
Simplifying LVDS Backplane Design In 3G Wireless Basestations
|
2001-04-03 |
| The increasing demand for bandwidth is driving the communi- |
|
How to deal with high-speed board layout challenges
|
2009-11-26 |
| The challenge in SDI board layout is in devising a layout strategy to minimise impedance mismatches from the many external components on the 75Ω port. Use of 75Ωmicrostrips with trace widths comparable to the landing pads of the passive components will minimise impedance discontinuities. |
|
| Managing single event effects in FPGAs, ASICs and processors (Part 1)
|
2011-12-28 |
| As dimensions fall below 90 nm, all electronics, including ASICs and FPGAs get affected with single event effects, with faults ranging from logical errors to changes in data to latchups. |
|
Build an intelligent solar tracking system with FPGAs
|
2009-01-28 |
| Read about this implementation of a prototypical solar tracking electricity generation system. |
|
Filter banks: Optimisation, synthesis
|
2009-02-24 |
| Know how to optimise filter banks using high-level synthesis tools. |
|
Design power-aware FPGAs, Part 2
|
2009-03-25 |
| Learn why considering simple, single-cycle power numbers is misleading and even erroneous. |
|
| Handheld phone/PC offers full-size laptop features
|
2007-09-10 |
| Advantage X7500 a PocketPC phone is much smaller than a laptop, more like a conventional PDA. But it offers much of the same functionality of the laptop. |
|
| Virtual field testing on DVB-T receivers
|
2008-08-19 |
| Virtual field testing addresses the problem in validating the RF-performance of receivers. |
|
Moving to a discrete Serdes solution for 4G
|
2010-05-17 |
| As network equipment manufacturers build up infrastructure for 4G, there will be an ever-increasing demand for high serial data rates between the radio equipment control and radio equipment in distributed base station architecture deployment. |
|
| What to expect in 2012: Wider 100G deployment
|
2011-12-30 |
| In 2012, the industry will see the first true announcements and shipments of line-side 100G optical modules and 100G framer ASSPs. |
|
Software synthesis for embedded systems
|
2005-01-20 |
| The article discusses the process of synthesis and how it can be used in embedded systems. It looks at the problems that software synthesis encounters and how these problems can be solved. |
|
FPGAs for reliable automotive system design
|
2009-02-11 |
| Know the solutions that address both initialisation configuration and potential SRAM corruption issues. |
|
Drive towards scalable, flexible in-vehicle networking
|
2008-06-16 |
| FPGAs and full IP solutions give automotive engineers options in optimising their electrical architectures. |
|
| Scaling JTAG to evolving embedded needs
|
2006-08-09 |
| JTAG adoption and integration requires a strategy across multiple development disciplines to ensure a standard approach that you can re-use and build on in later generations of the product. This article describes how JTAG is used in various generations of system development and design. |
|