| Syntax raises RTL abstraction level
|
2001-05-16 |
| A University of Toronto professor has proposed a new RTL abstraction syntax that he claimed can be implemented by a modest extension to traditional imperative programming languages |
|
| Avoiding RTL coding mistakes
|
2011-10-26 |
| Here's a discussion on RTL coding styles that lead to increased design cycle time and unnecessary complexity during design closure |
|
Bridging the system to RTL continuum
|
2005-05-19 |
| The article discusses the need for system-level design and verification methodologies. It also discusses the need for tools and technologies that support RTL to system level transition |
|
| Total Power Optimization in RTL-to-GDSII Implementation Flow
|
2007-03-12 |
| This paper describes the most significant power dissipation and distribution considerations throughout the entire RTL-to-GDSII design flow. It introduces the capabilities required of a true low-power design environment that addresses these power considerations |
|
| Approaching RTL implementation with chip synthesis
|
2010-03-01 |
| Chip synthesis outperforms traditional synthesis because it can synthesise and optimise the whole chip at once, as opposed to forcing the designer to split the design up into a large number of sub-blocks that need to be stitched back together again for physical design. |
|
| Facilitating at-speed test at RTL (Part 1
|
2011-04-11 |
| Lear how to facilitate at-speed test at the register transfer level. |
|
| Facilitating at-speed test at RTL (Part 2
|
2011-04-15 |
| Find out more about at-speed timing closure rules and at-speed coverage. |
|
| Low power design specification from RTL to GDSII
|
2007-07-09 |
| Management of static power consumption requires the use of new design techniques that fall outside the capabilities of existing HDLs. |
|
| The need for an EDA API
|
2001-05-01 |
| There are a lot of skepticism with Cadence's IE (Integration Ensemble) tool-with capabilities that include floorplanning, RTL synthesis, placement, routing, extraction and analysis. The arguments for a single tool that encompasses all these features are compelling, but will the tools live up to engineer's expectations |
|
| Cadence's 'all-in-one' tool gets skeptic reviews
|
2001-05-01 |
| Cadence's Integration Ensemble (IE) is the first single tool that can take a hierarchical chip design all the way from synthesizable RTL code through a GDSII layout file and designers are raising an eyebrow if it will perform as well as it promises |
|
| Top-down analysis critical for power-aware design success
|
2007-04-13 |
| At RTL, and even above RTL, power reduction can have the significant effect on chip and package costs, battery life and market share of electronic products |
|
| Top-down analysis critical for power-aware design success
|
2007-04-13 |
| At RTL, and even above RTL, power reduction can have the significant effect on chip and package costs, battery life and market share of electronic products |
|
| Test coverage enhancements at the register transfer level
|
2001-01-01 |
| This technology article describes the RTL buffer insertion and fault grading that helps identify untested functions and low-fault coverage areas where added test vectors can be generated |
|
| Hardware design needs hardware design languages
|
2009-06-19 |
| Read about the experiences in RTL market that are applicable to ESL |
|
| SystemVerilog reference verification methodology: VMM adoption
|
2006-09-04 |
| The article is the last instalment of a four-part paper about a reference verification methodology that meets the goals for both RTL and system-level verification |
|
| Functional verification of 10M-gate SoCs
|
2002-03-01 |
| This technical article discusses the advantages of implementing the "white-box" design methodology for instrumenting RTL structures inside very large SoC designs as compared to the traditional black-box test suites |
|
| Boost functional verification with SLEC
|
2009-02-09 |
| SLEC has the capability to formally verify RTL implementations against a specification in C/C++ or System C |
|
| IP devt, FPGA prototyping with SystemC/TLM
|
2009-03-18 |
| Here's a design flow that starts with highly abstracted models to cycle RTL models of IP |
|
| Choosing the right design flow model with integrated architecture
|
2004-02-02 |
| Users of ASIC, COT and COPD models are finding that flows based on an integrated RTL-to-GDSII system can offer additional benefits when fully leveraged |
|
| Achieving early and accurate power analysis
|
2012-04-18 |
| RTL power analysis offers the right trade-offs between accuracy and the ability to design for lower power |
|
| Complex SoCs power intent verification
|
2009-05-15 |
| Know the basic elements of low power verification and how a technology enables power-aware verification at the RTL level |
|
| Build efficient datapath designs
|
2005-10-03 |
| This article proposes RTL coding guidelines and a context-sensitive RTL datapath synthesis for improving design productivity |
|
| Cut power consumption in Fibre Channel switch
|
2008-12-18 |
| Read about power optimisation for SoCs that has been accomplished using RTL synthesis tools |
|
| Embedded test complicates SoC realm
|
2001-03-01 |
| SoC devices today implement a variety of specialized microelectronic functions. Those functions, sometimes with embedded systems, typically comprise of hardware or software design objects. |
|
| Boost productivity with ESL techniques
|
2007-08-14 |
| The increased complexity that comes with 90nm and smaller geometries have led to a myriad of severe challenges, including HW/SW co-design, power management and verification. An ESL methodology offers a viable solution to these challenges. |
|
| Speed enhancements for Model Tech upgrades
|
2001-04-15 |
| This article discusses the ModelSim simulation upgrade, which promises faster performance, better memory use, new interactive debug features and improved testbench and regression test support. |
|
| Building reliable FPGA memory interface controllers
|
2006-04-19 |
| This how-to article discusses various memory interface controller design challenges and the use of MIG to build a complete memory interface solution for your own application on a Virtex-4 FPGA. |
|
| Emulation or prototyping for silicon success?
|
2001-04-15 |
| With the high-stakes financial and time-to-market risks involved in designing ICs, which verification method is necessary for first-pass silicon success? |
|
| Measure quality in semiconductor IP
|
2009-01-13 |
| Here's an approach for communicating design intent and measuring IP quality that's rooted in how design is done. |
|
| Extraction method verifies IP functions
|
2001-06-01 |
| To keep in pace with silicon technology advancement, verification of the reused custom logic against its original counterpart should be considered as an integral part of the reuse process. |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment
