Home | Login | Register Now   [Sep 09,2010]
Global Sources
EE Times-India

Search results: SystemVerilog

EE Times-India Home / Search results
Use EE Times-India online search engine to quickly find technical articles, product news, current industry trends and application notes to aid your design projects and enhance your market edge.
Search within these results   Submit Query
The White Paper on the SystemVerilog (0)
 
EE Times India - total search 8 articles sort by date sort by relevance
Grasp SystemVerilog testbench debug, analysis 2008-10-16
The task of chip verification is becoming ever so complex as silicon shrinks and SoC designs grow larger. SystemVerilog addresses this challenge by serving as a platform for enabling advanced methodologies and automation  
SystemVerilog reference verification methodology: VMM adoption 2006-09-04
The article is the last instalment of a four-part paper about a reference verification methodology that meets the goals for both RTL and system-level verification.  
SystemVerilog enhances assertion-based verification 2005-06-16
ABV leverages designer knowledge and automatic verification methods to stress-test the design before tape-out. Find out how  
MATLAB: The sleeper ESL hit 2005-05-18
The article discusses MATLAB, a new design entry language for next-generation SoCs. It looks at its advantages versus SystemC and SystemVerilog and its applicable design flow  
Reusing vital verification knowledge with OVM 2010-01-13
Reuse of legacy-directed test environments is common practice. But with each generation of reuse, the number of tests grows and with it the overhead of maintaining the environment across multiple projects.  
Build OCP verification components 2009-02-16
Know the two key aspects of OCP that were adopted for the architecture of a verification component.  
Mixed-signal simulation in design, verification 2005-07-01
Find out how the Virtuoso AMS Designer solution simulates mixed-signal chips throughout design and verification  
Boost productivity with ESL techniques 2007-08-14
The increased complexity that comes with 90nm and smaller geometries have led to a myriad of severe challenges, including HW/SW co-design, power management and verification. An ESL methodology offers a viable solution to these challenges.  

Embedded Design India - total search 1 articles
MATLAB: The sleeper ESL hit 2005-05-18
--- more results---
EE Times Asia - total search 175 articles
Proof kit verifies DFI specification 2010-07-30
Wipro taps Mentor tools to reduce design time 2010-05-18
Freescale, Synopsys extend verification tie-up 2009-10-30
Asynchronous synthesis tool uses standard languages 2009-06-23
Memory model generator trims verification time 2009-06-09
--- more results---

Embedded Design
• China's DTV standard revolutionises broadcast
• Using LTE on FPGAs
• PCIe multicast: Purposes, advantages
• Filter banks: Optimisation, synthesis
• Trends in open source for consumer electronics
more...
Power Design
• Build an intelligent solar tracking system with FPGAs
• "Pump and dump" with a capacitor bank
• Prevent hacking, tampering in energy meters
• Efficiently driving LEDs offline
• Micro-stepping eases step motors' operations
more...
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut