How to Choose the Right FPGA
|
2007-01-18 |
| This article highlights some of the latest FPGAs and analyzes their specific features and tradeoffs to aid engineers in selecting the most appropriate FPGA for their application needs |
|
| Designing improved DC/DC regulator using FPGA
|
2011-11-18 |
| The availability of affordable low-powered FPGAs coupled with analogue-to-digital converters allows the FPGA to replace the traditional analogue approach |
|
| Fundamentals of core-based FPGA design (Part 1
|
2011-08-22 |
| The first instalment of this series provides an overview of FPGA processor core types—firm, hard and soft—and the pros and cons that need to be evaluated in the context of an embedded system's requirements |
|
| Exploring FPGA selection and system design architecture
|
2008-08-06 |
| Here's how to create optimised FPGA specifications that achieves performance, reliability and cost goals for use in production |
|
| Driving a 32-bit RISC in an FPGA
|
2002-03-01 |
| This technical article describes an optimized 32-bit RISC processor capable of running up to at least 75MHz and occupies less than 40 percent of area in an FPGA |
|
| Control a three-phase full-wave rectifier with an FPGA
|
2006-11-02 |
| If your project has big-time power, you might want to consider using an FPGA to control your three-phase full-wave bridge rectifiers |
|
| EDA platform benchmark: The desktop FPGA design flow
|
2001-01-01 |
| This article evaluates the system requirements of your desktop against typical FPGA designs you would encounter |
|
| Custom FPGA-based emulators accelerate IC design
|
2001-11-16 |
| The regular, hierarchical structure that can be created in a custom FPGA means you can compile designs on a single workstation 5 to 20 times faster than traditional emulators |
|
| Using graph-based synthesis for FPGA timing closure
|
2007-07-11 |
| The increased effects of routing on FPGA path timing requires EDA tools to understand physical properties of the target device and analyze designs during the placement process in order to achieve timing closure |
|
| Put a configurable 32-bit processor in your FPGA
|
2007-05-01 |
| Employing a configurable processor within your FPGA gives you lots of options that may not have been available with a fixed microprocessor, particularly the ability to adapt to a wide variety of application requirements |
|
| Replace custom hardware using COTS technology with FPGA (2
|
2007-12-14 |
| This article explores some design issues while developing a case for COTS hardware that includes a FPGA as a feasible and flexible way to replace custom hardware |
|
| Implementation of FPGA signal processing datapaths for software defined radios
|
2001-08-09 |
| This conference technical paper describes the uses and applicability of FPGA-based signal processors especially in the telecommunication industry for software defined radios |
|
| A practical approach to reusing HDL code in FPGA designs
|
2005-12-28 |
| Smart FPGA designers have realised that it is more practical to recycle existing HDL code. This paper discusses how to reuse existing code that was not initially designed for reuse |
|
| How to use register retiming to optimise your FPGA designs
|
2005-12-14 |
| This article outlines recommended practices that show how to qualify an FPGA-based design for register retiming, along with specific examples for optimal performance results |
|
| FPGA programming step by step
|
2004-04-02 |
| FPGAs and microprocessors are more similar than you may think. Here's a primer on how to program an FPGA and some reasons why you'd want to |
|
| DSP or FPGA? Choosing the right device
|
2008-06-27 |
| There are a lot of factors to consider when deciding whether to use an FPGA or DSP. This article provides an insight into choosing the right device through design examples |
|
| Achieve your design goal with FPGA synthesis tools
|
2009-12-07 |
| Following sound design flow practices can help FPGA designers manage their projects effectively. Here's how FPGA synthesis tools can help you efficiently achieve your design goals |
|
| Automatically generated FPGA coprocessor accelerates algorithm
|
2006-08-09 |
| Recent advances in C-to-FPGA design methodologies and tools facilitate the rapid creation of hardware-accelerated embedded systems |
|
| Programming CPLD and FPGA code on the Intel PXA27x processor developer's kit
|
2004-05-14 |
| This app note describes how to program the CPLD code and FPGA code on the Intel PXA27x processor developer's kit main board, the Intel PXA27x processor developer's kit daughter card, and the Intel PXA27x processor developer's kit PMIC (LDO) card (PMIC card |
|
| Tackle team-based FPGA design
|
2006-03-02 |
| Now that FPGA chips are large and all-encompassing it makes sense that they're no longer solo development efforts. This expert from Lattice Semiconductor describes how teams of developers can work on one FPGA cooperatively |
|
| Speeding FPGA debugging with measurement cores
|
2006-07-28 |
| When debugging an FPGA-based system, it can be very helpful to look at key signals inside the FPGA correlated with those in the rest of a system |
|
| Find FPGA opportunities with unified design tools
|
2008-07-16 |
| FPGAs are offering many opportunities to companies engaged in the development of new and exciting electronic products. Given a unified electronics design tool, it is possible to overcome the increasing management complexity of developing with modern FPGA devices and harness their benefits |
|
| FPGA co-processors optimize car infotainment, telematics
|
2004-11-01 |
| As entertainment electronics becomes a primary source of differentiation among luxury vehicles, carmakers can rev up their designs with FPGA co-processing |
|
| Building reliable FPGA memory interface controllers
|
2006-04-19 |
| This how-to article discusses various memory interface controller design challenges and the use of MIG to build a complete memory interface solution for your own application on a Virtex-4 FPGA |
|
| How to achieve fast timing closure on FPGA designs
|
2006-03-01 |
| The increased effects of routing on FPGA path timing requires EDA tools that completely understand the physical properties of the target device and can analyse designs during the placement process in order to achieve timing closure |
|
| FPGA-based designs call for better noise immunity
|
2009-10-08 |
| Today's FPGA-based designs require improved clocking with greater immunity to power supply switching noise observed in real-world applications |
|
| Understand FPGA/PCB co-design process
|
2009-01-15 |
| The key in FPGA/PCB co-design is to consider connectivity as the foundation of the design process and implementation |
|
| Achieving cost savings in FPGA-to-ASIC conversion
|
2006-09-06 |
| Planning an FPGA-to-ASIC conversion requires that the ASIC vendor is involved as early as possible in order to achieve the best cost savings |
|
| Increase visibility in FPGA prototypes and emulators
|
2006-03-07 |
| The article suggests visibility enhancement techniques for FPGA prototypes and emulators that help locate, isolate and understand the causes of error symptoms |
|
| Employ FPGA to accelerate medical imaging process
|
2011-09-01 |
| Know how to use an FPGA platform and a high level synthesis tool called Impulse C to accelerate a statistical line of reaction estimation for a high-resolution PET scanner |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment