An integrated approach to PCI verification in SoCs
|
2001-11-01 |
| This article looks at the device verification strategy and implementation of a typical PCI subsystem design in order to improve SoC designs |
|
| Full-chip verification for building nanometer memories
|
2002-05-01 |
| Verification tools can greatly facilitate memory design, where designers face a combination of evolving circuit complexity and increasing size in dealing with massive memory arrays |
|
| Verification platform for complex designs
|
2007-12-31 |
| The article provides an insight on verification problems that semiconductor companies face in today's complex design. It suggests verification platforms to overcome the challenges |
|
| Design with Verification: Not an Oxymoron
|
2007-11-05 |
| In SoC development, the relatively new concept and practice of design with verification promises multiple benefits |
|
| Quality verification and validation
|
2002-06-01 |
| Know the fundamental theory and techniques of verification and validation, and see how they have been successfully applied in the creation of high quality embedded software |
|
| SystemVerilog enhances assertion-based verification
|
2005-06-16 |
| ABV leverages designer knowledge and automatic verification methods to stress-test the design before tape-out. Find out how |
|
| Applying constrained-random verification to microprocessors
|
2007-12-10 |
| This article proposes an object-oriented solution for processor verification challenges |
|
| Identification chips bring fingerprint verification a step further
|
2006-04-05 |
| A new fingerprint identification chip takes ID verification technology to the next level |
|
| Challenge X: Verification testing, validation, and control strategy
|
2007-07-19 |
| This article is part of a series featuring the Ohio State University design team's four-year hybrid power train development effort using Model-Based Design tools. It focuses on verification testing, validation and control strategy |
|
| Formal verification of an MPEG decoder chip
|
2001-06-01 |
| This article outlines the application of formal verification through model checking of the control unit in a DVD decoder chip |
|
| Verification IP reuse for complex networking ASICs
|
2008-09-18 |
| Here is a verification environment that lays down the methodology blueprint for future ASIC verification projects and stretches the boundary of IP reuse |
|
| Complex designs call for verification
|
2010-06-14 |
| Functional verification is a critical element in the development of today's complex digital designs. Hardware complexity growth continues to follow Moore's Law, but verification complexity is even more challenging |
|
| Verification tool speeds complex IC out the door weeks ahead of schedule
|
2002-02-01 |
| This technical article discusses speeding up design and verification of complex ICs without sacrificing quality to beat competition |
|
| Verification challenges of embedded memory devices
|
2006-08-14 |
| This article discusses the verification challenges faced by embedded memory designers as the technology moves towards integration |
|
| Eliminating the problems of dual physical verification
|
2003-05-02 |
| A single verification tool that can perform fast interactive verification on cells and blocks, as well as fast and accurate batch verification on full-chip SoCs, is essential to meet today's time-to-market schedules |
|
| Address mixed-signal design issues with assertion-based verification
|
2011-11-03 |
| Know the challenges in analogue/mixed-signal verification and learn how assertion-based method can address them |
|
| Advancing to true HW/SW co-verification
|
2001-11-16 |
| This technical article discusses how advancing to true HW/SW co-verification can enhance embedded systems designs as manufacturers go into deeper submicron processes |
|
| Solving problems early on using co-verification
|
2004-11-16 |
| Learn the importance and benefits of hardware and software co-verification before the physical design becomes available |
|
| Address verification issues with scalable methods
|
2007-04-10 |
| This article examines how scalable verification, design for verification, and strategies that include abstraction, assertion-based techniques, and improved debugging methods address the fundamental challenges facing design teams |
|
| Automated formal verification for OCP-based IP Cores
|
2008-01-21 |
| The article discusses the automation of Formal Verification for bus protocols like OCP |
|
| Multi-language verification for multi-site projects, Part 2
|
2008-04-12 |
| Read about powerful verification solutions and other issues that may be encountered while designing a solution |
|
| Mixed-signal simulation in design, verification
|
2005-07-01 |
| Find out how the Virtuoso AMS Designer solution simulates mixed-signal chips throughout design and verification |
|
| SystemVerilog reference verification methodology: VMM adoption
|
2006-09-04 |
| The article is the last instalment of a four-part paper about a reference verification methodology that meets the goals for both RTL and system-level verification |
|
| Software verification, debug in the MPSoC era
|
2007-06-12 |
| A new breed of programming and debug solutions is required to help programmers with the specific software verification challenges in MPSoC |
|
| Analogue verification opportunities
|
2008-12-24 |
| Read about the techniques for easing analogue/RF systems and circuit design, as well as verification |
|
| Accelerate functional verification
|
2008-11-25 |
| Read about an approach which promises to simplify the adoption and proliferation of new verification technologies |
|
| Complex SoCs power intent verification
|
2009-05-15 |
| Know the basic elements of low power verification and how a technology enables power-aware verification at the RTL level |
|
| Co-verification speeded up for design
|
2001-06-16 |
| Innoveda's boosted V-CPU hardware/software co-verification system through a link with Axis Systems' simulation accelerator can increase the performance of hardware portions of the co-verification process |
|
| Accelerating verification closure for complex SoCs, IPs
|
2008-10-24 |
| The complexity of today's SoCs creates the need for advanced verification methods that go beyond simulation-based approaches |
|
| What makes an optimal SOC verification strategy
|
2011-03-15 |
| An optimal SOC verification strategy should address all the challenges that would be encountered during the process of verification. It should include answers to these questions: 'what to verify', 'how to verify' and 'are we done |
|
Strange modes of transport and other "stuff"
|
|
|IIC-China
|
|
|Electronic Components|Computer Products|Trade Show Center
|Site Feedback|Site Map|Help|About Us|Contact Us|Terms of Use|Privacy Policy|Security Commitment