Home | Login | Register Now   [Feb 09,2010]
Global Sources
EE Times-India
E-mail this Article to Colleague Home / null/ E-mail this Article to Colleague

You are sending the article:


Combine techniques to reduce ICT cost, complexity

A hybrid between VTEP vectorless testing and boundary-scan results in an extremely powerful tool that combines the standardised, limited-access, digital stimulus capability of boundary-scan with the vectorless simplicity of VTEP. It draws the best from what each technology offers and enhances the overall capability of ICT systems.

Your Colleague's Email Address: *
YourEmail Address: *
  Check to copy this message to your e-mail address.
YourComment On:
Embedded Design
• China's DTV standard revolutionises broadcast
• Using LTE on FPGAs
• PCIe multicast: Purposes, advantages
• Filter banks: Optimisation, synthesis
• Trends in open source for consumer electronics
more...
Power Design
• Build an intelligent solar tracking system with FPGAs
• "Pump and dump" with a capacitor bank
• Prevent hacking, tampering in energy meters
• Efficiently driving LEDs offline
• Micro-stepping eases step motors' operations
more...
Go to top