Email: Sub-100nm tech brings EDA opportunities

You are sending the article:

Sub-100nm tech brings EDA opportunities

Know the challenges in sub-100nm design and the tools that could improve designer's productivity.

Your Colleague's Email Address:	*
YourEmail Address:	*
	Check to copy this message to your e-mail address.
YourComment On:

Embedded Design

• China's DTV standard revolutionises broadcast
• Using LTE on FPGAs
• PCIe multicast: Purposes, advantages
• Filter banks: Optimisation, synthesis
• Trends in open source for consumer electronics

more...

Power Design

• Build an intelligent solar tracking system with FPGAs
• "Pump and dump" with a capacitor bank
• Prevent hacking, tampering in energy meters
• Efficiently driving LEDs offline
• Micro-stepping eases step motors' operations

more...

eMedia Asia	Embedded Design India\|Power Design - India\|EE Times - Asia\|\|\|\|IIC-China
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN

Copyright © 2010 eMedia Asia Ltd. All rights reserved. Reproduction in whole or in part in any form or medium without the express written permission of eMedia Asia Ltd. is prohibited. Warning: The images on this site are protected by digital watermark technology. Your use of this website is subject to, and constitutes acknowledgement and acceptance of our Terms of Use.

E-mail this Article to Colleague