EDA/IP 
Timing closure: Hybrid optimization to the rescue
Keywords: timing closure hybrid optimization asic
[Summary of tips] Hybrid optimization combines ASIC cell-based design flow with transistor-level optimization to achieve improvement in timing closure.View the PDF document for more information.|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Modular-exponentiation timing with MAXQ30 MCU
- Timing ICs enable SyncE transmission over OTNs
- Microsemi buys timing IC business from Maxim
- Managing multi-Vt, multi-voltage domain timing/temp inversion
- Trim down turnaround time with hierarchical timing analysis
- Timing devices market hits Rs.13, 000 crore by 2016
Comment on "Timing closure: Hybrid optimization ..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
