Amplifiers/Converters 
644MHz SDR LVDS transmitter/receiver
Keywords: virtex ii fpga field programmable gate array sdr transmitter sdr receiver
[Summary of tips] This application note describes single data rate transmitter and receiver interfaces operating up to 644MHz, using 17 LVDS pairs, implemented in a Virtex-II FPGA.View the PDF document for more information.|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Interfacing QDR II SRAM devices with Virtex-6 FPGAs
- Synthesisable CIO DDR RLDRAM II controller for Virtex-4 FPGAs
- Core plants fast serial data link on Virtex-II Pro FPGAs
- RocketIO X transceiver clock mode switcher for Virtex-II Pro X FPGAs
- Creating high-speed memory interfaces with Virtex-II and Virtex-II Pro FPGAs
- DDR SDRAM DIMM interface for Virtex-II devices
Comment on "644MHz SDR LVDS transmitter/receiver"
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||
|
||||||||
 |
||||||||
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
