Manufacturing/Packaging 
Functional verification of 10M-gate SoCs
[Summary of tips] This technical article discusses the advantages of implementing the "white-box" design methodology for instrumenting RTL structures inside very large SoC designs as compared to the traditional black-box test suites.View the PDF document for more information.
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Functional verification of 10M-gate ..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
