Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Validate EMC design rules with 3D simulation

Posted: 16 Jul 2001  Print Version  Bookmark and Share Subscribe

Keywords: emc  drc  3d simulation  fdtd  pcb layout 

[Summary of tips] This article provides an overview of EMC- and 3D-analysis tool capabilities that can enhance an your design's performance.View the PDF document for more information.
 

Comment on "Validate EMC design rules with 3D si..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut