EDA/IP 
Hierarchical physical design for million-gate ASICs
Keywords: asic floorplan tool formal verification cad vdsm
[Summary of tips] Raw design size in million-gated ASICs can cripple physical design and timing closure and the viable solution is physical hierarchy.View the PDF document for more information.|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Hierarchical physical design for mil..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
