Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Synopsys testbench solution increases verification productivity

Posted: 30 Sep 2005  Print Version  Bookmark and Share Subscribe

Keywords: synopsys  discovery pioneer-ntb  systemverilog  testbench automation tool  soc 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->Synopsys Inc. announced Discovery Pioneer-NTB, a new SystemVerilog testbench automation tool that claims to increase verification productivity and improve the quality of complex SoC and IP designs.According to the company, Pioneer-NTB enables engineers to deploy advanced verification methodologies u......
Please login or register with us to view this article>>
 

Comment on "Synopsys testbench solution increase..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut