Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

ESL tool tames one tough task: On-chip register design

Posted: 29 Aug 2005  Print Version  Bookmark and Share Subscribe

Keywords: blueprint  electronic system level tool  esl tool  denali software  verilog 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->If you design complex digital chips, you'll want to know about Blueprint, an electronic system level (ESL) tool from Denali Software Inc. that automatically generates and manages the vast number of on-chip control registers that you no doubt find yourself juggling.Blueprint aims to eliminate the ted......
Please login or register with us to view this article>>
 

Comment on "ESL tool tames one tough task: On-ch..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut