Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

A verification environment for embedded processors

Posted: 16 Oct 2001  Print Version  Bookmark and Share Subscribe

Keywords: pld  rtl  embedded processor  excalibur  netlist 

[Summary of tips] This technical article describes the Altera verification environment for embedded processor devices, which addresses the conflicting needs of quality versus complexity versus time.View the PDF document for more information.
 

Comment on "A verification environment for embed..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut