Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Actel designs IP core for nonvalatile FPGAs

Posted: 23 Mar 2006     Print Version  Bookmark and Share

Keywords:CorePWM  IP core  PWM  pulse-width modulation  FPGA 

[Summary of tips] Actel Corp. introduced CorePWM, a flexible pulse-width modulation (PWM) intellectual property (IP) building block for D/A conversion, designed for the company's nonvolatile FPGAs. When implemented in an Actel Fusion programmable system chip (PSC), CorePWM is said to enable the design of a single-chip, closed-loop control system......
Please login or register with us to view this article>>
 


Comment on "Actel designs IP core for nonvalatil..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top