Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

PLD tool gets upgrade, supports 90nm FPGAs

Posted: 11 May 2006  Print Version  Bookmark and Share Subscribe

Keywords: ispLEVER  programmable logic design  Lattice Semiconductor  FPGA 

[Summary of tips] Lattice Semiconductor Corp. announced the availability of its ispLEVER 6.0 programmable logic design tool suite, which supports the 90nm LatticeECP2 and LatticeSC FPGAs. Features offered by the 6.0 release include support for 90nm FPGAs, the introduction of a Design Planner interface, support for schematic FPGA design and an ex......
Please login or register with us to view this article>>
 

Comment on "PLD tool gets upgrade, supports 90nm..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut