Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Ciranova rolls out solution for p-cells

Posted: 16 Nov 2006  Print Version  Bookmark and Share Subscribe

Keywords: electronic design automation  Ciranova  IC layout tool  chip layout  OpenAccess 

[Summary of tips] EDA start-up Ciranova Inc. said it will roll out this week a solution for the creation and reuse of parameterized IC layout cells (p-cells). As a result, both new and legacy p-cells can be read by any tool based on the OpenAccess database.Most analogue-IC layouts are done using p-cells, but until now p-cells have been readable ......
Please login or register with us to view this article>>
 

Comment on "Ciranova rolls out solution for p-ce..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut