Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

ISA, Cadence discuss low power design

Posted: 20 Dec 2006  Print Version  Bookmark and Share Subscribe

Keywords: India Semiconductor Association  Cadence Design Systems  ISA  panel discussion  power design 

[Summary of tips] India Semiconductor Association (ISA) organised a panel discussion on low power design on December 12, at the Leela Palace Bangalore, in collaboration with Cadence Design Systems Inc.The topic of the panel discussion was 'Accelerating low power design: The new industry imperative'. Representatives from the many semiconductor, f......
Please login or register with us to view this article>>
 

Comment on "ISA, Cadence discuss low power desig..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Resources

Android faces hurdles in low-cost arena

Android 4.0's step-up in memory and processor demands will make it less attractive in the low-cost smartphone market...

Showcasing the Rs.1,121.08 computer

A UK-based foundation claims the Raspberry Pi, a Rs.1,121.08 ($25) computer board...

Mobile processors boom

Strong growth of mobile devices up until 2016 will drive an exponential growth for mobile processors...

Google, Samsung team on Android 4.0

Samsung's Galaxy Nexus is the first smartphone launched with Google latest Android 4.0 OS...

Intel withdraws Smart TV chip business

Intel reveals plans to withdraw its Smart TV chip business.

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut