Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Reusable IP to accelerate ESL synthesis

Posted: 08 Feb 2007  Print Version  Bookmark and Share Subscribe

Keywords: Reusable IP  IP blocks  RTL  Bluespec  ESL synthesis 

[Summary of tips] Claiming to set a new direction for silicon intellectual-property design and reuse, Bluespec Inc. this week will roll out the AzureIP Foundation Library, a set of parameterised IP blocks for use with the company's Bluespec Compiler. The library elements are intended to accelerate Bluespec's ESL synthesis environment.Reusable IP......
Please login or register with us to view this article>>
 

Comment on "Reusable IP to accelerate ESL synthe..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut