Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Altera ships 65nm Stratix III FPGA family

Posted: 30 Aug 2007  Print Version  Bookmark and Share Subscribe

Keywords: 65-nm Stratix III FPGA  maximum logic density  JEDEC DDR3 SDRAM standard 

[Summary of tips] Altera Corp has announced the shipment of the EP3SL150, the first member of its 65-nm Stratix III FPGA family. Featuring 150K logic elements and delivering the lowest power consumption of any high-density, high-performance programmable logic device, the EP3SL150 is suitable for a broad range of applications such as high perform......
Please login or register with us to view this article>>
 

Comment on "Altera ships 65nm Stratix III FPGA f..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut