Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Firms address 65nm FPGA design verification

Posted: 24 Sep 2007  Print Version  Bookmark and Share Subscribe

Keywords: FPGA design verification  65nm  IP blocks  intellectual property 

[Summary of tips] Xilinx Inc. has teamed up with Cadence Design Systems Inc., Mentor Graphics Corp. and Synopsys Inc. to define and implement new verification flows to maximise productivity and quality of results for ultrahigh-density designs targeting today's 65nm FPGAs and new emerging FPGA architectures."With the growing complexity of today's......
Please login or register with us to view this article>>
 

Comment on "Firms address 65nm FPGA design verif..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Resources

Android faces hurdles in low-cost arena

Android 4.0's step-up in memory and processor demands will make it less attractive in the low-cost smartphone market...

Showcasing the Rs.1,121.08 computer

A UK-based foundation claims the Raspberry Pi, a Rs.1,121.08 ($25) computer board...

Mobile processors boom

Strong growth of mobile devices up until 2016 will drive an exponential growth for mobile processors...

Google, Samsung team on Android 4.0

Samsung's Galaxy Nexus is the first smartphone launched with Google latest Android 4.0 OS...

Intel withdraws Smart TV chip business

Intel reveals plans to withdraw its Smart TV chip business.

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut