45nm designs face I/O planning, placement challenges
Keywords: I/O planning 45nm design efficient floor plans
[Summary of tips] With the move to the 45nm process node, more chip designs are going to be pad-limited, and die sizes will be directly affected by how I/Os are placed and sequenced efficiently. While this is an impending technology crisis, most of the focus on 45nm issues today is within the intellectual property (IP) core area of the chip, bec......|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Android faces hurdles in low-cost arena
Android 4.0's step-up in memory and processor demands will make it less attractive in the low-cost smartphone market...
Showcasing the Rs.1,121.08 computer
A UK-based foundation claims the Raspberry Pi, a Rs.1,121.08 ($25) computer board...
Mobile processors boom
Strong growth of mobile devices up until 2016 will drive an exponential growth for mobile processors...
Google, Samsung team on Android 4.0
Samsung's Galaxy Nexus is the first smartphone launched with Google latest Android 4.0 OS...
Intel withdraws Smart TV chip business
Intel reveals plans to withdraw its Smart TV chip business.
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
