Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Mentor, MathWorks collaborate on optimised FPGA design flow

Posted: 23 Nov 2007  Print Version  Bookmark and Share Subscribe

Keywords: hardware description language  HDL  advanced synthesis products 

[Summary of tips] Mentor Graphics Corp. has announced support for hardware description language (HDL) generated by MathWorks Simulink HDL Coder in the Mentor Graphics Precision suite of advanced synthesis products. This capability enables mutual customers to transfer VHDL and Verilog generated by Simulink HDL Coder into the Precision Synthesis t......
Please login or register with us to view this article>>
 

Comment on "Mentor, MathWorks collaborate on opt..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut