Clocking high-speed A/D converters
Keywords: ADC clock PLL CO converter
[Summary of tips] Extremely high-speed ADCs demand a low-jitter sample clock in order to preserve SNR. These 8bit and 10bit converters have best-case noise floors set by quantisation noise. In this article, we look at the strategy for optimising the performance of the sample clock based on PLL/VCO characteristics. This means minimising overall i......|
Already registered? Login to view complete content.
|
| Part Number | Description | Category |
| ADC08D1500 | High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D Converter from the PowerWise® Family | Cards and Modules |
|
||||||||
|
||||||||
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
















